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LES NOUVEAUX CIRCUITS POUR LA TRAITEMENT DE SIGNAL DANS LE
DOMAINE TEMPOREL SUR DES CMOS DE BASSE TENSION
Soheyl ZIABAKHSH SHALMANI
RÉSUMÉ
Le dimensionnement agressif des technologies CMOS dans des procédés inférieurs à 100
nanomètres est la motivation de remplacer des circuits de traitement de signal en mode-tension
et en mode-courant par des approches en mode temporel qui utilise des circuits numériques
pour réaliser le traitement de signal. Puisque la différence de temps entre deux signaux est in-
dépendante de leur amplitude, intuitivement, une représentation des signaux en mode temporel
(« time-mode » ou TM) est censée d’être plus compatible avec les nouveaux procédés CMOS
qui opèrent à des niveaux d’alimentation plus faibles. L’objectif des concepteurs de circuits
TM et des chercheurs est d’identiﬁer des nouvelles architectures de circuits pouvant exécuter
l’opération élémentaire de traitement de signaux comme des additions, des soustractions, des
multiplications, etc. Au cœur de ces efforts est la nécessité d’identiﬁer des circuits TM qui
pouvant exécuter ce type d’opération à de hauts niveaux de performance; le niveau qui est égal
ou supérieur des circuits en mode-tension (VM) à des niveaux de puissances similaires.
Dans la première partie de la thèse, une revue exhaustive de la littérature est présentée. La revue
inclut les spéciﬁcations des convertisseurs analogique-numérique-(ADC) et tous les développe-
ments majeurs dans le domaine des convertisseurs TMΔΣ au cours de la dernière décennie. En-
suite, nous présentons une comparaison rigoureuse des circuits TM discrets aux circuits VM
continus aﬁn d’identiﬁer les lacunes qui à besoin d’être rempli. Comme première contribution,
nous proposons une expression analytique pour l’effet de bruit sur la grille de retard de transis-
tors PMOS-NMOS de TM et VM, menant à l’expression du pic-SNR des deux architectures.
La théorie proposée sur le bruit est appliquée à différent procédés CMOS et comparés dans
Spectre. En plus, nous fournissons l’implémentation du IC avec les résultats de mesuré pour
vériﬁer les résultats de l’analyse.
Ensuite, comme seconde contribution, nous proposons des nouveaux sous-systèmes TM et une
extension de certaines ancienne architectures diminuant les déﬁs associés aux technologies
CMOS modernes, sans affecter les métriques de performances. Le premier déﬁ est la nécessité
de délais d’une demi-période et d’une période complète pour les circuits TM, le second déﬁ
est le besoin pour les circuits TM d’effectuer des opérations arithmétiques de base (c.-à-d.,
addition ou soustraction) dans une large gamme linéaire et le troisième déﬁ est de trouver
comment réaliser une rétroaction négative dans le domaine du temps et le processus des signaux
de haute fréquence autour de la fréquence intermédiaire (IF).
Comme troisième contribution, nous présenterons une réalisation complétement numérique
d’un résonateur basé en intégrateur discret sans perte (LDI) en mode TM. Le résonateur est
construit avec des sous-systèmes TM dans une conﬁguration de rétroaction négative. Ce ré-
sonateur accomplit du traitement de signal en mode temporel de haute vitesse sans les limita-
tions imposées par des techniques de circuits par commutation du condensateur (SC), tel que
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des adaptations de condensateur pour réaliser des gains de signaux précis. La précision du
circuit proposé est plutôt assurée par un circuit de délai adaptatif ajustant le délai de boucle
dans une large bande de fréquence d’échantillonnage. L’opération du résonateur basé sur LDI
du TM est validée avec des simulations au niveau du transistor et comparée au niveau système
dans Simulink/MATLAB.
Finalement, nous proposons une nouvelle BPΔΣTDC hautement digital pour des applications
IF. Dans un premier temps, l’architecture de la conception proposée est présentée; ainsi que
la présentation les performances métriques attendu. Le BPΔΣTDC est capable de modeler le
bruit de quantiﬁcation dans une conﬁguration à rétroaction négative, et n’exige aucun circuit
complexe de calibration pour compenser des erreurs de synchronisation. En outre, pour la pre-
mière fois dans les TMSP, une compensation « direct feed-forward » est utilisée dans un circuit
TDC pour atteindre un grand rapport signal sur bruit et rapport de distorsion (SNDR). Nous
démontrons le circuit TDC proposé dans le procédé CMOS 130nm d’IBM pour une tension
d’alimentation aussi basse que 1.2 V. Une gamme de fréquence d’échantillonnage continue de
4 MHz à 42.8 MHz est réalisée pour numériser un signal centré à un quart de la fréquence
d’échantillonnage. Cette conception atteint un sommet de SNDR de 39.5 dB sur une bande
passante de 0.2 MHz pour une fréquence d’échantillonnage maximale de fs=42.8 MS/s tout en
consommant une puissance moins faible que 5 mW. De plus, nous identiﬁons des orientations
de recherche futures pour des conceptions de circuits en TM et dans la réalisation d’ordre élevé
de BPΔΣTDC pour recherche.
Mots-clés: Retard adaptatif, convertisseur de Numérique-à-Temps, VCDU à deux fronts,
unité de retard de demi période, gigue de phase, intégrateur discret sans perte, rétroaction
négative en mode temporel, mise en forme du bruit, BPΔΣTDC de deuxième ordre, unité de
commutation de retard, synchronisation, ampliﬁcateur de différence de temps, cellule de mé-
moire TM, mode Tension.
NEW CIRCUITS FOR TIME-DOMAIN SIGNAL PROCESSING IN LOW-VOLTAGE
CMOS
Soheyl ZIABAKHSH SHALMANI
ABSTRACT
Aggressive scaling of CMOS technology in sub-100 nm process motivates the replacement
of voltage or current-mode signal processing with time-mode approaches which uses digital
circuits to perform signal processing. As the time difference between two signals is indepen-
dent of the amplitude of either signal, intuitively, a time-mode (TM) signal representation is
believed to be more compatible with newer CMOS processes that operate at lower power sup-
ply levels. It is the objective of TM circuit architects and researchers to identify new circuit
architectures that can perform basic signal processing operations such as adding, subtracting,
multiplications, etc. At the heart of these efforts is the need to identify TM circuits that perform
such operation at high performance levels; levels that equal or exceed those of voltage-mode
(VM) circuits at similar power levels.
In the ﬁrst phase of this thesis, an intensive review of the literature is presented. The review
includes ΔΣ analog-to-digital converter (ADC) speciﬁcations and all the major developments
in the area of TMΔΣ converters in the last decade. Then we present a rigorous comparison be-
tween discrete-time TM circuits and continuous-time VM circuits to identify gaps that need to
be ﬁlled. As a ﬁrst contribution, we provide an analytical expression for the noise operation of
both a VM and TM PMOS-NMOS transistor stack, leading to the expression of the peak-SNR
of both architectures. The proposed noise theory is applied to different CMOS process and
compared in Spectre. In addition, we provide IC implementations with measurement results to
verify the analysis ﬁnding.
Then, as a second contribution, we propose new TM building blocks and extensions to some old
ones that alleviate the challenges imposed by modern CMOS technologies, without affecting
the performance metrics. The ﬁrst challenge is the need for half-period delay and full-period
delay unit for TM circuits; the second challenge is the need for TM circuits to perform basic
arithmetic operations (i.e., addition or subtraction) in wide linear range; and the third challenge
is how to realize negative feedback in time-domain and process signals at higher frequency
around intermediate frequency (IF).
As a third contribution, an all-digital realization of a TM lossless discrete integrator (LDI)-
based resonator is presented. The resonator is constructed by new TM building blocks in a
negative feedback conﬁguration. This achieves high-speed time-mode signal processing with-
out the limitations imposed by switched-capacitor (SC) circuit techniques such as the matching
of capacitors to realize precise signal gains. Instead, circuit precision is realized using an adap-
tive delay circuit to adjust the loop delay in a wide range of sampling frequencies. The opera-
tion of the TM LDI-based resonator is validated with transistor-level simulations and compared
with system-level in Simulink/MATLAB.
XFinally, we propose a novel highly-digital BPΔ ΣTDC for IF applications. It ﬁrst introduces the
system architecture of the proposed design and presents the expected performance metrics. The
BPΔΣTDC is able to shape the quantization noise in a negative feedback conﬁguration, and it
does not require any complex calibration circuit to compensate for timing errors. In addition,
for the very ﬁrst time in TMSP, a direct feed-forward compensation is utilized in the TDC to
achieve high signal-to-noise and distortion ratio (SNDR). We demonstrate the proposed TDC
in an IBM 130 nm CMOS process, while operating from a supply voltage as low as 1.2 V.
A continuous sampling frequency range from 4 MHz to 42.8 MHz is achieved to digitize an
input signal that is centered at one-quarter of sampling frequency. It achieves a 39.5 dB peak
SNDR over a 0.2 MHz signal bandwidth at maximum sampling frequency fs =42.8 MS/s while
consuming lower than 5 mW power. Furthermore, we identify future directions in TM circuit
design and high-order realization of BPΔ ΣTDC for research.
Keywords: Adaptive Delay, Digital-To-Time Converter, Double-Edge VCDU, Half-Period
Delay Unit, Jitter, Lossless Discrete Integrator, Negative Time-Mode Feedback, Noise-Shaping,
Second-Order BPΔΣTDC, Switched-Delay Unit, Synchronization, Time Difference Ampliﬁer,
TM Memory Cell, Voltage-Mode
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INTRODUCTION
The demand for low-power mixed-signal circuits that can be integrated into nanoscale CMOS
technologies is rising constantly. This is driven by the need for longer-lasting portable comput-
ing and sensory applications, like smart phones, tablets, IoT, etc.. However, the performance
of analog circuits in nanoscaled CMOS processes is degraded due to numerous technological
challenges such as a reduction in the intrinsic gain of transistors, increased switching noise
because of the closer proximity of circuits, and increased power consumption to maintain the
same level of performance as that achieved in older CMOS technologies (Park et al., 2009; M.
Ali-Bakhshian and G.W. Roberts, 2012). In contrast, digital circuits have proven to be quite
amenable in advanced CMOS technologies working with transistors with such low gains. Bil-
lions of transistors are now being integrated on a single chip in the form of digital logic where
they are used to realize reliable computing and signal processing algorithms. It is therefore the
goal of this thesis to develop analog signal-processing techniques that use digital logic gates as
their basic building blocks.
An alternative approach to minimize the aforementioned issues is time-mode signal processing
(TMSP) whose performance scales well with advanced CMOS technology as it relies exclu-
sively on the switching principle of digital logic circuits. In this approach, signal information
is encoded as the time-difference between the rising edges of two independent digital step-like
signals, with one of the digital signals acting as the reference (Yu et al., 2014). As a conse-
quence, the TMSP technique provides analog signal processing capabilities in advanced CMOS
technologies such as FinFET technology that are digitally-enhanced using on-chip calibration
techniques, phase-locked to the incoming reference signal. By doing so, CMOS circuits that
are robust to process variations, supply level changes and temperature excursions, i.e., PVT
effects, can be realized. Moreover, TMSP provides a circuit technique whose dynamic range
improves with process scaling. For instance, the upper limit to the dynamic range (DR) of a
VM circuit can be quantiﬁed as the ratio of the power supply level, VDD, to the voltage noise
2limit,
√
KT/C. With advances in technology scaling,VDD must be reduced, hence the DR falls
in a VM circuit. In contrast, the DR of a TM circuit, being the ratio of reference clock period
Ts to the clock jitter, falls at a much slower rate than VM circuits ( Figueiredo et al., 2012).
In addition, TMSP offers the opportunity to employ highly efﬁcient digital circuits performing
sampled-data analog applications, instead of the foreground SC circuits used in analog data
converters (i.e., ADCs, DAC, ΔΣ converters, etc.).
Recently, several TM data converters have been reported. Such efforts are exempliﬁed in
a VCDU-based ΔΣM (Taillefer and Roberts, 2009), multi-path gated ring oscillator TDC
(Straayer and Perrott, 2009), voltage-controlled gated-ring oscillator (VC-GRO) (Yu et al.,
2013), voltage-controlled oscillator (VCO)-based with multi-bit quantizer (Kim et al., 2010),
delay-locked-loop (DLL) based with voltage-controlled delay line (VCDL) technique as a
quantizer (Lin et al., 2012), as well as circuits circuits that operates like a discrete-time ﬁlter
(Guttman and Roberts, 2009). One of the key building blocks of the TM systems is the time-to-
digital converter (TDC), has been used more and more frequently in many applications, such
as time-of-ﬂight (ToF) (Vornicu et al., 2017), jitter measurement (Nose et al., 2006), medical
imaging (Chen et al., 2017), all-digital PLL (ADPLL) (Cao et al., 2012; Avivi et al., 2017), and
time-domain analog-to-digital converters (ADCs) (Naraghi et al., 2010; Daniels et al., 2010;
Hsu, et al., 2008; Yu, et al., 2014).
Different types of TDC architectures have been established to process TM information in the
range of sub-nanosecond or even sub-picosecond resolution for instrumentation or audio ap-
plications. TDCs can be classiﬁed into two categories: 1) Nyquist-rate TDCs, which process
the TM signals in a memory-less manner; and 2) the oversampled counterparts, which process
the previous samples with present TM samples at a rate higher than the minimum Nyquist-rate
(Hesener et al., 2007; B. G. Lee, 2015). The simplest design of a Nyquist-rate TDC is a FLASH
TDC, which can be implemented by an inverter-based delay-line and a comparator. The main
3issue with the FLASH TDC is that its time resolution is limited by the propagation delay of
each inverter (Jansson et al., 2009). To achieve a better resolution, pulse shrinking TDC (Chen
et al., 2000) and vernier delay line (VDL) TDC (Lu et al., 2012) architectures were developed,
where the effective time resolution has been improved to the sub-gate 1 propagation delay tim-
ing resolution. Despite these improvements, they consume more power and silicon area as the
dynamic range of TDC increases. Another drawback of this approach is that the mismatch be-
tween vernier delay elements, limits the application of such designs. In order to facilitate circuit
integration and reduce the mismatch, a DLL vernier TDC and vernier-ring oscillator TDC were
proposed to stabilize the delay chain in the conventional design against process, voltage, and
temperature (PVT) variations (Roberts and Ali-Bakhshian, 2010; Yu et al., 2010). However,
time resolution and power consumption in such types of TDCs are identical to the conventional
vernier design. To alleviate the aforementioned problems in Nyquist-rate TDCs, two and three
dimension vernier TDCs were developed to reduce the length of delay cells for a given full
scale range, thus leading to an improvement in reducing the integral nonlinearity (INL) error
and jitter (Vercesi et al., 2010; Yu et al., 2010) performance metrics. The main disadvantage
of these TDCs is that the frequency range is limited to DC up to a few tens-of-kilo-Hertz.
Oversampling TDCs with quantization noise shaping have recently emerged as a viable alter-
native approach to improve the time-resolution and overall conversion dynamic range, as in
(Young et al., 2010; Gande et al., 2012), that have achieved second-order and third-order noise
shaping, respectively. However, these TMΔΣTDCs rely on analog intensive approaches as the
TM signals are converted back and forth between voltage or current signals. These approaches
are less attractive in advanced CMOS processes with low supply voltage and relatively un-
changed threshold voltage (VTH). For instance, the non-linearity effect of time-to-voltage con-
verter (TVC) or voltage-to-time conversion (VTC) limits the dynamic range of such TDCs.
To address this issue, a gated-ring oscillator (GRO) based you TDC was implemented in an
1 sub-gate is a mismatch between two inverter’s individual delay values.
4all-digital solution (Straayer et al., 2009). This approach nearly halves the chip area and power
consumption compared to the conventional designs. However, the GRO-based TDC has some
performance limitations, such as limited time-resolution and skew error due to a dead-zone in
its hold-time.
In (Elshazly et al., 2014), an open-loop noise-shaping switched-ring oscillator TDC (SRO-
TDC) has been shown to achieve high time resolution with a high oversampling ratio (OSR). In
this architecture, the TDC toggles between two high and low frequencies in order to decrease
the skew error and charge leakage effects. In (Yu, et al., 2015), a closed-loop 1-3 multi-
stage noise-shaping (MASH) TDC was proposed to increase the order of modulator to achieve
better performance (e.g., time resolution, rms noise voltage, bandwidth, SNDR). Although this
closed-loop TDC topology is elegant, some drawbacks remain. The ﬁrst-stage of the proposed
MASH architecture is always limited to the ﬁrst-order noise shaping (i.e., 1-1, 1-2, 1-3 MASH
architecture) and there is no opportunities to realize 2-1, 2-2, or 3-2 MASH architecture. In
addition, the linearity of GRO-based TDC is restricted by the intrinsic errors of the GRO during
the hold time.
Thesis Scope and Contributions
This thesis investigates the performance limitations of an existing type of TMΔΣ modulators
and compare their performances with the VMΔΣ modulators in term of SNDR, silicon area,
signal bandwidth, and power consumption. In addition, the maximum achievable SNR of a
PMOS-NMOS transistor stack, used as ampliﬁer (VM) or as delay element (TM) is analyzed
and examined. This analysis provides new observation in the design of TM circuits in new
technology nodes. It addresses how TM circuit could potentially achieve better SNR with
technology scaling. Then, we study TM building blocks and how they used in the development
of a complex TM mixed-signal circuits. Then, we propose new TM circuits able to cope with
the challenges associated with the previous works. This thesis reveals that by adopting TM
5circuits a LDI-based resonator and BPΔΣTDC can be implemented using only digital gates.
This will prove beneﬁcial in digitization at higher frequency with little power budget, little
chip area, and possibility of high-speed operational frequency.
The main contributions of this thesis which led to a book chapter, two journal papers, and three
conference papers could be listed as follows:
(a) A comprehensive surveying and comparing of most recent TMΔΣmodulators is reported
(see Chapter 1).
Related publication:
S. Ziabakhsh, G. Gagnon, G. W. Roberts, “Book chapter: Time-Mode Delta-Sigma Con-
verters” of book entitled “Time-Mode Delta-Sigma Converters”, by author Fei Yuan.,
CRC Press, Technology and Engineering - 412 pages, 2015.
(b) An analytical expression for the noise operation of both VM and TM PMOS-NMOS
transistor stack is proposed (see Chapter 2).
Related publication:
S. Ziabakhsh, G. Gagnon, G. W. Roberts, “The Peak-SNR Performances of Voltage-
Mode versus Time-Mode Circuits: the PMOS-NMOS Stack Use Case,” IEEE Transac-
tions on Circuits and Systems II: Express Briefs, Accepted March 7, 2018.
(c) Design, fabrication, and measurement of a TM second-order BPΔΣTDC is presented (see
Chapter 3).
Related publications:
S. Ziabakhsh, G. Gagnon, G. W. Roberts, “A Second-Order Bandpass ΔΣ Time-to-
Digital Converter with Negative Time-Mode Feedback,” IEEE Transactions on Circuits
and Systems I: Regular Papers, Submitted April 19, 2018.
6S. Ziabakhsh, G. Gagnon, G. W. Roberts, “A Time-Mode LDI-Based Resonator for a
Band-Pass Delta-Sigma TDC”, 60th IEEE International Midwest Symposium on Circuits
and Systems (MWSCAS), Boston, USA, 2017.
(d) New measurement setup to validate the operation of BPΔΣTDC is reported. In this mea-
surement, phase modulated signals are produced in Cadence Spectre and imported to the
arbitrary waveform generator. Subsequently, there is no non-linearity effect associated
to the input TM signals (see chapter 4).
(e) The new design of VCDU that converts the analog signal into a time-difference signal
is proposed. This is achieved by using a signal conditioning circuit to extend the input
voltage linear range with very low linearity error (see chapter 5).
Related publication:
S. Ziabakhsh, G. Gagnon, G. W. Roberts, “Wide linear range voltage-controlled delay
unit for time-mode signal processing”, IEEE International Symposium on Circuits and
Systems (ISCAS), Portugal, 2015.
(f) A novel programmable TLatch-based TDA with femtosecond resolution is presented.
The proposed circuit uses three TLatches in its structure with digital switches to control
the gain of circuit easily (see chapter 5).
Related publication:
S. Ziabakhsh, G. Gagnon, G.W. Roberts, “An All-Digital High-Resolution Programmable
Time-Difference Ampliﬁer Based on Time Latch”, IEEE International Symposium on
Circuits and Systems (ISCAS), Italy, 2018.
Thesis Outline
The thesis is organized into ﬁve chapters as follows:
7In the ﬁrst chapter, an overview of the fundamental theory of ΔΣ modulators and important
ADC performance metrics are identiﬁed and categorized. It explains the concepts of dynamic
range, resolution, distortion, and stability. It also describes the ﬁrst-order,high-order, and multi-
bit TM ΔΣ modulators. Chapter two also presents the TM ΔΣ design issues (i.e., non-linearity,
mismatch, etc.) and provides a comparison between TM and VM ΔΣ modulators.
The second chapter extends the discussion of comparison of VM versus TM circuits and pro-
vides a noise analysis for a PMOS-NMOS transistor stack. It presents a detailed noise analysis
which includes both thermal and ﬂicker noises in both domains across different technology
nodes. The accuracy of the proposed analysis is demonstrated by measurement results and
transistor-level transient noise simulations in Spectre. We end the chapter by showing the
maximum achievable SNR for both VM and TM circuits in future CMOS technologies.
Chapter three covers the design of the individual building blocks of the TM LDI-based res-
onator; namely the half-period delay unit, cascading of two half-period delay units, adaptive
time offset correction, TM subtractor, and half-period delay DTC. For each of the aforemen-
tioned TM circuits, we present the principle operation, non-idealities, timing-diagram, and
transfer characteristic. Monte-Carlo analysis in Spectre of each of these blocks are presented
and discussed. In this chapter, a top-down approach for the design of second-order BPΔΣTDC
is presented. The design methodology is based on a system-level approach in Simulink/MAT-
LAB and modeling each block with the transistor-level design.
In the fourth chapter, the experimental setup of the BPΔΣTDC is presented. Measurement
results from the fabricated chip and simulation results in Spectre and MATLAB are compared
and discussed. The TDC covers a sampling frequency range from 4 MHz to 42.8 MHz, and
consumed 4.98 mW while operating from a 1.2 V supply voltage.
8In chapter ﬁve, the design of the wide linear range VCDU needed for the TMSP applications is
demonstrated. By doing so, the VCDU utilized a signal conditioning circuit that signiﬁcantly
increases the linear range operation and enhances the SNDR when it is used in a VCDU-
based ΔΣ modulator. Furthermore, a novel all-digital time-difference ampliﬁer (TDA) using
time latches was proposed which achieves accurate, high resolution, and programmable gains.
Simulation results are provided to verify the operation principles of the two circuits.
Finally, this thesis is concluded where the work is summarized and future advancements of the
proposed approach are offered.
CHAPTER 1
FUNDAMENTALS OF TMΔΣMODULATORS
1.1 Introduction
The aim of this chapter is to describe delta-sigma (ΔΣ) converters that adopt TMSP techniques.
Recently, several studies on TMΔΣ converters have been conducted showing that such method-
ology has high potential in low-voltage design. The noise-shaping behavior demonstrated by
this technique can be implemented and extended in various ways, including VCDU or GRO-
based implementations of TMΔΣ converters. In this chapter, after a brief review of ΔΣ ADC
speciﬁcations, we will discuss different architectures of TMΔΣ converters that have been re-
cently proposed. The following chapter is based on:
S. Ziabakhsh, G. Gagnon, G. W. Roberts, “Book chapter: Time-Mode Delta-Sigma Convert-
ers” of book entitled “Time-Mode Delta-Sigma Converters,” by author Fei Yuan., CRC Press,
Technology and Engineering-412 pages, 2015.
1.2 Theory of ΔΣModulators
The basic architecture of a conventional ΔΣ modulator is shown in Figure 1.1. It consists of a
difference ampliﬁer, loop ﬁlter and an one-bit quantizer in the feed-forward path, and a one-bit
digital-to-analog converter (DAC) in the feedback signal path. The front-end difference am-
pliﬁer and loop ﬁlter are often realized using a high-performance SC circuit, and the quantizer
is often realized using a high-speed latched comparator circuit. As the DAC provides only
one-bit conversion, a simple set of analog switches is used to realize this element. Through
the negative-feedback action provided by the feedback path, the effects of non-linearities in the
feed-forward signal path are reduced by the loop gain. This action has come to be known in
the ΔΣ modulator literature as noise-shaping (Pavan et al., 2017; Jose et al., 2011; Kozak et
al., 2003), where the quantization noise introduced by the quantizer is pushed or shaped away
in frequency from the signal band.
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In multibit ΔΣ modulators, the quantizer and the DAC operate on more than two levels and,
correspondingly, require a more complicated circuit realization. An important implementation
issue with the multibit DAC is the requirement for high linearity. To achieve this result over
multiple manufacturing runs, very good element matching is required. However, as the dimen-
sions of CMOS transistors scale downward, matching becomes more difﬁcult to achieve (Yuan
et al., 2014). In the following, the basic principles of a ΔΣ modulator will be described along
with its various performance metrics.
+
DAC
X Loop Filter
Quantizer
Y
Input Output
_
+
Figure 1.1 Basic architecture of a conventional ΔΣ modulator.
1.2.1 Basic Principles of a ΔΣModulator
The process of converting an analog continuous-time signal x(t) into a sequence of digital num-
bers y[n] requires a front-end anti-aliasing ﬁlter circuit, a sample-and-hold (S/H) circuit, and
the corresponding multilevel quantizer or ADC circuit as illustrated in Figure 1.2. The front-
end low-pass (LP) ﬁlter is used to minimize the potential threat of unwanted highfrequency
signals from aliasing into the base-band frequency region that the desired signal occupies. The
anti-aliasing ﬁlter is designed to have a bandwidth equal to the incoming desired signal and a
stop-band region very near to one-half the sampling frequency, fs—also referred to the Nyquist
frequency. In contrast, an ADC constructed using a ΔΣ modulator takes on a slightly different
realization. While the front-end requires an anti-aliasing ﬁlter and an S/H circuit, the quantizer
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is realized using a ΔΣ modulator, followed by a LP brick-wall digital ﬁlter used to remove the
noise-shaped quantization noise. Unlike a Nyquist-rate ADC that samples the input signal at
fs 2
x(t) S/H
fs Quantizer
y[n]
Anti-aliasing filter
Nyquist-rate ADC
a) Nyquist-rate implementation.
x(t) ΔΣM 
fs
y[n]
=OSR   fNyq. Digital filter
ΔΣ ADC
Anti-aliasing filter
b) Oversampling or ΔΣ-based implementation.
Figure 1.2 Two types of ADC schemes.
twice its signal bandwidth, that is, fs = 2× fBW , a ΔΣ-based ADC oversamples the incoming
signal at a rate much greater than twice the signal bandwidth. The ratio of one-half of the
sampling rate to the signal bandwidth fBW is deﬁned as the OSR, that is,
OSR=
fs/2
fBW
(1.1)
An important advantage of oversampling the incoming signal is that it relaxes the requirements
on the anti-aliasing ﬁlter circuit. In fact, the anti-aliasing ﬁlter is typically implemented with a
simple low-order ﬁlter that requires little power (Jose et al., 2011). As a means to compare the
ﬁlter requirements for the two types of ADC schemes, an illustration of the anti-aliasing ﬁlter
magnitude response is provided in Figure 1.3. In Figure 1.3(a), the magnitude response for the
Nyquist-rate ADC ﬁlter is shown, and Figure 1.3(b) presents the corresponding response for
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the ΔΣ-based ADC implementation. While each ﬁlter has the same analog bandwidth, as it is
assumed that each ADC will see the same incoming signal, the transition region of the ﬁlter is
quite different. The stop-band region for the ΔΣ-based ADC would be much higher than that
required for the Nyquist-rate ADC. This greatly reduces the complexity of the anti-aliasing ﬁl-
ter as mentioned earlier. The error between the information carried by the input analog signal
fs 2fs
A
m
pl
itu
de
Frequency
Anti-aliasing filter
with sharp roll-off
fBW
a) Nyquist rate ( fs > 2 fBW ).
fs
A
m
pl
itu
de
Frequency
Anti-aliasing filter
with gradual roll-off
fBW
b) ΔΣ modulator ( fs >> 2 fBW ).
Figure 1.3 Filter requirement.
x(t) and the information carried by an ideal quantized output digital signal y[n] is deﬁned as the
quantization error. Such a situation is depicted in Figure 1.4 where the transfer characteristic
of an ideal quantizer is shown in Figure 1.4(a). Here we see the quantizer has a staircase-like
shape with the width of each staircase equal to Δ, also referred to as the least-signiﬁcant bit
(LSB) of the analog-to-digital conversion process. When subtracted from a perfect conversion
process (one without error, as depicted by the dashed line in Figure 1.4(a)), the quantization
error curve results as shown in Figure 1.4(b). The quantization error is bounded between -Δ/2
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and +Δ/2 for any level of analog input. Also we see that the average error is zero and it has an
RMS error deﬁned by
e2rms =
∫ 1
0
[e(vin)]
2 dvin =
Δ2
12
(1.2)
Through careful construction, one can show that under certain conditions, this quantization
000
001
010
011
100
101
110
111
0 1 2 3 4 5 6 7
Analog Input
Digital Output
Δ
a) Transfer characteristic of input and output signal.
1 2 3 4 5 6 7
Analog Input
Quantization error, e
+Δ/2
0
Δ/2_
b) Quantization error.
Figure 1.4 Illustrating the quantization process.
noise power is uniformly distributed in the frequency range (0, fs/2). Based on this criterion,
the single-sided quantization noise power spectral density expressed in terms V 2/Hz can be
14
deﬁned simply as
Nq =
Δ2
6 fs
(1.3)
Figure 1.5(a) illustrates the uniform power-spectral density (PSD) of the ideal quantizer with
Δ= 1. Here the total noise power is equal to 1/12 V 2, which is equivalent to an RMS noise
voltage of 1/
√
12 V .
a) PSD reference quantizer with Δ= 1. b) PSD of an oversampled quantizer by factor K
with digital ﬁlter response overlaid.
c) Noise-shaped PSD of quantizer with digital
ﬁlter response overlaid.
Figure 1.5 Illustrating the effect of oversampling and noise-shaping on the PSD of an
ideal quantizer.
From (1.3), the magnitude of the RMS quantization error can be reduced by decreasing the step
size of the quantizer. Another approach would be to increase the sampling rate of the quantizer,
say by a factor of K, and pass the quantizer output through a LP ﬁlter with a bandwidth equal to
the signal bandwidth fBW . By doing so, according to (1.3), the PSD of the quantization noise
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will be spread over a larger frequency range (0, K fs/2) with magnitude
N
′
q =
Δ2
6
1
K fs
(1.4)
Since the noise power is uniform over the frequency range (0, fBW ), and since the factor K
is equivalent to the OSR parameter introduced earlier, then the total output quantization noise
power reduces to
e
′
rms = N
′
q×
fBW
K× fs/2 = N
′
q×
fBW
OSR× fs/2 (1.5)
For a digital ﬁlter with transfer function Hd(z), the in-band noise power that passes through the
ﬁlter would be more correctly represented by the integral equation,
n20 =
∫ f2
f1
|Hd ( f )|N ′qd f (1.6)
This situation is depicted in Figure 1.5(b) where the quantization noise PSD is spread over a
bandwidth of K fs, but only a portion of the noise passes through the digital ﬁlter.
Equation (1.5) reveals two important facts related to oversampling, followed by LP ﬁltering:
(1) The higher the oversampling factor OSR, the smaller is the output RMS error, and (2) the
smaller the signal bandwidth, the smaller is the RMS noise error. To gain, say, a 10 dB im-
provement in noise reduction would require a 10-fold increase in the sampling rate. Any further
noise power reduction would come at the expense of impractical increases in the sampling rate
of the quantizer.
ΔΣ-based analog-to-digital conversion provides an alternative means in which to reduce the
magnitude of the quantization noise at the ADC output. Through the application of noise-
shaping, the feedback loop established around the quantizer reduces the amount of quantization
that makes its way to the output based on the amount of gain in the feedback loop. Mathemat-
ically, this effect can be quantiﬁed by writing an expression for the output signal Y (z) in the
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z-domain in terms of the input signal X(z) and the quantization error signal E(z), according to
Y (z) = STF(z)X(z)+NTF(z)E(z) (1.7)
where STF(z) and NTF(z) are denoted as the signal and noise transfer functions, respectively.
For a ﬁrst-order LP ΔΣ modulator, the output signal in the z-domain is expressed as
YLP(z) = z−1X(z)+(1− z−1)E(z) (1.8)
leading to STF = z−1 and NTF = 1− z−1. The signal transfer function (STF) simply signiﬁes
that the output will contain a one-clock period delay of the input signal, essentially with the
input information unchanged. In the case of the noise transfer function (NTF), a transmission
zero appears at DC, corresponding to a gain of 0. Likewise, at the Nyquist frequency, that is,
f = fs/2, the NTF has a gain of 2. For frequencies between DC and Nyquist, the NTF will
have a high-pass behavior. Consequently, the quantization noise injected by the quantizer will
have little effect on the incoming signal at low frequencies but doubles up for frequencies close
to the Nyquist frequency. This situation is illustrated in Figure 1.5(c) whereby noise shaping
combined with digital ﬁltering greatly reduces the level of output quantization noise.
For higher-order modulators, whereby the NTF is of order greater than 1, even less quantization
noise power will appear at the output. This is illustrated in Figure 1.6 where the quantization
noise PSD appears at the output of the ΔΣ modulator for orders of 1, 2, and 3. As is evident
from this plot, the higher the modulator order, the lower is the quantization noise PSD at
frequencies close to DC.
1.2.2 Some ADC Performance Metrics
The most commonly quoted ADC performance parameters are sampling frequency, DR, reso-
lution, distortion, power dissipation, chip area, and stability. These metrics will be deﬁned and
discussed in the following.
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Figure 1.6 High-order noise shaping and its effect on the output
quantization noise PSD.
1.2.2.1 Sampling Frequency
Generally speaking, the sampling frequency is deﬁned as the rate at which the sampling process
takes place. This parameter in Nyquist-rate ADCs is set to twice the signal bandwidth and in
ΔΣADCs is set to higher values to signiﬁcantly decrease the in-band quantization noise. On
the other hand, higher sampling frequencies lead to higher power consumption and increased
sensitivities to clock jitter issues. High-order and multibit ΔΣ modulators are two techniques
that can be used to compensate for these effects and lead to higher performance ADCs.
1.2.2.2 Dynamic range
Dynamic range (DR) is deﬁned as the ratio between the maximum applied sinusoidal input
signal to the smallest that is discernible at the output of the ADC from any other unwanted
or undesirable signal created by the ADC, for example, quantization and thermal noise, and
distortion. The simplest manner in which to extract the DR metric is to measure the SNDR as
a function of the input signal level, such as that shown in Figure 1.7. The DR metric expressed
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in dB would then be deﬁned as the difference in the maximum and minimum input levels in dB
for which the SNDR=0 dB, that is,
DR|dB =Vin,max,dB−Vin,min,dB (1.9)
Figure 1.7 High-order noise shaping and its effect on the output
quantization noise PSD.
Often, in practice, the maximum input level will be limited by the power supply or some other
upper limit instead of the SNDR value falling back to the 0 dB level. Nonetheless, Figure 1.7
conveys the general idea behind the DR metric.
As CMOS technology advances to smaller dimensions, one observes that the DR of ADCs
tends to decrease, a result attributed to smaller transistor gate oxide, lower supply voltages,
and greater transistor thermal noise levels. Novel signal processing methods like TMSP may
help to resolve the DR issue in advanced CMOS processes (Taillefer, et al., 2009).
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1.2.2.3 Resolution
The resolution of an N-bit ADC is deﬁned as the smallest change in the analog input voltage
that leads to a corresponding consistent change in the digital code output. In terms of our
previous discussion related to Figure 1.4, the resolution of an ideal quantizer would simply be
equal to the width of the staircase speciﬁed by Δ. In the ideal case, Δ would be deﬁned in terms
of the full-scale output range (FSR) and the total number of bits speciﬁed by the architecture,
N, given by the following expression
Δ=
FSR
2N −1 (1.10)
A related metric, but one that is easier to extract in practice, is called the effective resolution of
the ADC, Δe f f , and is deﬁned in terms of the effective number of bits (ENOBs) of the ADC in
the following way:
Δe f f =
FSR
2ENOB−1 (1.11)
Here ENOB represents the maximum value of the SNDR plot (see Figure 1.7) converted from
dBs to equivalent bits (Plassche et al., 2013) using the following formula
ENOB=
SNDR|max−1.76 dB
6.02
(1.12)
The effective ADC resolution is always less than the ideal ADC resolution, that is, Δe f f < Δ.
1.2.2.4 Distortion
Signal distortion occurs with increasing input signal level on account of the general nonlinear
nature of semiconductor devices, in addition to mismatches between ADC elements. One at-
tractive technique to compensate for component mismatch effects is to include circuits that
average out any component mismatch. Some of these approaches are: offset cancellation
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(Razavi et al., 1992), DLL (Roberts et al., 2010), dynamic element matching (DEM) (Ninh
et al., 2011), and laser trimming during postpackaging manufacturing.
1.2.2.5 Power Dissipation and Chip Area
In the design of ADC circuits, there are two important requirements that must be taken into ac-
count. This includes both the ability to achieve good performance and low power operation, as
well as a small silicon footprint. With the ongoing scaling-down of CMOS technology, power
consumption is expected to decrease as the supply voltage must be reduced. On the other hand,
reducing the supply voltage causes several drawbacks in the corresponding analog circuits
(such as reducing DR, increasing the switching noise and gate leakage, etc.) especially when
the performance requirements are to be maintained, for example, build a 12-bit ADC. One way
to overcome these limitations in low-voltage design is to shift the analog design to the digital
domain in an attempt to be more compatible with modern CMOS technologies. To this end, in
this chapter, we offer several novel techniques that perform analog-to-digital conversion in the
time-domain without consuming large amounts of power or die area—hopefully, fulﬁlling the
goal of achieving high-resolution analog circuits in nanometer CMOS technologies.
1.2.2.6 Stability Considerations
It is well known by ADC designers that high-order ΔΣ modulators can become unstable. In
(Norsworthy et al., 1997), the stability of a sixth-order modulator is evaluated. They show
that changing the gain of quantizer can change the location of closed-loop poles and cause
instability. The main reason is that for some unique values of quantizer gain, the poles move
outside of the unit circuit in the z-domain and cause the modulator to go unstable. Several
works have followed this line of reasoning and have attempted to model this effect in ΔΣ
modulators. The basic model is to replace the quantizer with a two-input adder, having one
input from the quantizer and the other connected to a source of additive noise modeling the
quantization process. While this model deﬁnes the noise-shaping process described earlier in
the usual way, it places emphasis on the lack of knowledge related to the noise properties of
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the quantizer and the fact that the stability of the modulator cannot be determined without this
knowledge. Research is presently ongoing and further details can be found in (Bairdy et al.,
1994; Macii et al., 2006; Lota et al., 2014).
1.3 First-order Single-Bit TM ΔΣModulators
It is the intent of this section to learn about various ΔΣ modulators implemented using TMSP
techniques that have been published in recent years. The various architectures have been clas-
siﬁed according to either their key building block or some distinguishing architectural feature.
This will include a discussion on a VCDU-based ΔΣ modulator, an open-loop ΔΣ modulator
design approach, a DLL-based ΔΣ modulator, and a TDC-based ΔΣ modulator.
1.3.1 VCDU-Based ΔΣModulator
Let us begin by considering a ﬁrst-order ΔΣ modulator with sampled-data input signal, vin[n],
whereby the loop ﬁlter is implemented with a ﬁrst-order discretetime integrator, an analog
summer, a quantizer with a 1-linear bit ADC with output Dout [n], and a 1-bit DAC in the
feedback path as shown in Figure 1.8(a). Assuming a linear model for the quantizer with
error e[n], a ﬁrst-order ΔΣ modulator can be described with the block diagram shown in Figure
1.8(b). Writing the output signal Dout [n] in terms of the two inputs vin[n] and e[n], one obtains
the following time-difference equation
Dout [n] = vin[n−1]+ (e[n]− e[n−1]) (1.13)
The aforementioned equation reveals the error feedback nature of the ΔΣ modulator whereby
the digital output is a sum of the input and the ﬁrst-order time difference of the quantizer
error. If the quantizer errors e[n] and e[n− 1] are similar, that is, through oversampling, their
contribution will be small and the output Dout will be a very good approximation to the input
vin.
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a) Block diagram of a ﬁrst-order ΔΣ modulator.
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Figure 1.8 First-order ΔΣ modulator
An approach introduced in (Taillefer et al., 2009) that implements a similar ﬁrst-order differ-
ence equation is shown in Figure 1.9. Here a noise-shaped error behavior is realized by two
voltage-controlled ring oscillators that perform phase integration followed by a D-type ﬂip-ﬂop
(DFF) and some digital inverters. The two ring oscillators are constructed using two sets of
VCDUs whose output is fed back to its input via a single inverter circuit.
The DFF is employed as a 1-bit quantizer.
In this design, the period of oscillation of the bottom-most ring oscillator is governed by the
reference voltage, Vre f . By keeping this quantity ﬁxed to a constant value, the period or fre-
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Figure 1.9 Time-mode single-ended ΔΣ modulator with VCDU.
quency of this oscillator is held constant. The period of the top-most integrator is controlled
by the input voltage vin[n] and the digital output of the modulator through the two input control
terminals via the VCDUs. The difference in phase of the leading edge of the two ring oscil-
lators is compared by the DFF. If the phase of the reference oscillator output denoted by Φre f
lags the phase of the output of the input-controlled oscillator Φout , the ﬂip-ﬂop will output
logic 1, otherwise it will output logic 0. As the output of the ﬂip-ﬂop is also fed back to control
the oscillation frequency of the top oscillator, a noise-shaping action occurs. Following the
mathematical development given in (Taillefer et al., 2009), the difference equation between
the input and output of the ΔΣ modulator is found to be
Dout [n] = vin[n−1]+ Te[n]−Te[n−1]Gφ (1.14)
where
Gφ is the voltage-to-time conversion factor of the VCDUs
Te[n] is the error sequence made by DFF
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When compared to the difference equation derived for the ﬁrst-order modulator provided in
(1.15), one ﬁnds that they have similar form.
1.3.2 Open-loop TMΔΣModulators
Another approach to perform analog-to-digital conversion is based on the application of a VCO
or a GRO running in an open-loop manner followed by a digital counter or ﬁlter circuit (Kim
et al., 2006; Straayer et al., 2008; Kim et al., 2010; Si et al., 2012; Yu et al., 2013). These
time-based architectures have some interesting features. For one, they all employ noise shaping
but in a very simple and direct manner. Because of their simplicity, they require little power
and are easily adapted to advanced CMOS processes. In this section, four types of open-loop
approaches for TMΔΣ modulation will be described: (1) VCO-based Open-Loop TMΔΣ mod-
ulator, (2) GRO-based Open-Loop TMΔΣ modulator, (3) vernier GRO-Based ΔΣ modulator,
and (4) SRO-based ΔΣ modulator.
S/H Ring VCO
Analog input
x(t) Dout
fs
 VCO Counter Register
Logic
Ts=1/fs
x[n]
Figure 1.10 VCO-Based Open-Loop ΔΣADC.
1.3.2.1 VCO-Based Open-Loop TMΔΣModulator
A VCO-based open-loop ΔΣADC is shown in Figure 1.10, which consists of a front-end S/H
stage, followed by a ring-VCO and a counter, register, and some logic (F. Yuan, 2014). Here
the output digital count Dout [n] represents discrete samples of the input signal of x[n] in some
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general form such as
Dout [n] = a× x[n]+b (1.15)
where a and b are arbitrary coefﬁcients.
The basic principle of this system is that the oscillation frequency of the VCO is set at each
sampling instant based on the sampled input value x[n]. The counter then counts the number of
rising edge transitions associated with the VCO output in the sampling period, Ts. At the end of
each sampling phase, the total transition count is latched into the output register and presented
as the digital output Dout [n]. The counter is then reset at the start of the next sampling phase to
begin the count all over again.
A timing diagram illustrating the internal action of the VCO-based open-loop ΔΣADC is shown
in Figure 1.11, where the input signal and the VCO input and output voltage signals are seen
as on an oscilloscope. Also in the plot are the count pulses that correspond to the VCO output
crossing the phase threshold of 2π , whereby the total number of count pulses minus one indi-
cates the number of cycles the VCO output completes during the sampling period; we assign
this value as the output digital value Dout [n].
Also shown in this diagram is the instantaneous frequency and phase of the VCO output as a
function of time. During any sampling phase, with the input to the VCO held constant by the
input sample x[n], its output will be a clock signal with a speciﬁc, but constant, frequency value
given by
fVCO[n] = KVCO× x[n]+ fFR (1.16)
where KVCO represents the voltage-to-frequency gain coefﬁcient expressed in units of Hz/V .
fFR represents the free-running oscillation frequency of the VCO expressed in Hz.
The instantaneous VCO frequency fVCO(t) and phase ΦVCO(t) are related through the deriva-
tive operation:
fVCO(t) =
1
2π
dΦVCO(t)
dt
(1.17)
26
(K-1)Ts
Sampling clock
VCO input
VCO output
VC
O
 p
ha
se
VCO frequency
Count pulse
KTs
Ts
(K+1)Ts
φe,E[n]
φe,B[n+1]
φe,E[n-1]
φe,B[n]
2π
4π
6π
8π
0
10π
12π
Time 
(sample)
Figure 1.11 Timing diagram for the VCO-based ΔΣADC.
Therefore, the change in the instantaneous phase over the sampling period Ts at any sampling
instant can be approximated as
ΔΦVCO[n] = 2π fVCO[n]Ts (1.18)
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Substituting (1.18) into the aforementioned equation allows the DT phase change to be written
as
ΔΦVCO[n] = 2πKVCOTsx[n]+2π fFRTs (1.19)
Referring back to the VCO output phase behavior shown in Figure1.11, one can also write the
same phase change ΔΦVCO[n] as a number of full cycles 2π phases changes and a small phase
error Φe[n] as follows
ΔΦVCO[n] = 2πDout [n]+Φe[n] (1.20)
Equating (1.21) and (1.22) leads to
Dout [n] = KVCOTsx[n]+ fFRTs− 12π φe[n] (1.21)
The phase error φe[n] at any sampling instant consists of two components: a start and stop phase
error, or what we shall refer to in this chapter as the begin and end phase error. To distinguish
each component from one another, we shall denote the start or begin phase error with an ad-
ditional subscript B appended to the phase error term and write it as φe,B[n]. Correspondingly,
the stop or end phase error will be described with an additional subscript E and write φe,E [n].
These phase error terms can be seen in Figure 1.11, allowing one to write during any sampling
instant
φe[n] = φe,B[n]+φe,E [n] (1.22)
In addition, we also observe from the phase plot that the sum of the stop/end phase error during
the sampling instant [n− 1] and the start/begin phase error at sampling instant [n] must equal
2π . Hence, we can write
φe,E [n−1]+φe,B[n] = 2π (1.23)
Substituting this back into the total phase error expression of (1.24) leads to
Φe[n] = 2π +φe,E [n]−φe,E [n−1] (1.24)
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Here we see how the total phase error φe[n] depends on the difference in the stop or end phase
errors at adjacent sampling instants. This should remind the reader of the difference equations
related to ΔΣ modulation and the corresponding noise-shaping effect.
Armed with earlier result, the output digital code Dout [n] can be rewritten as
Dout [n] = KVCOTsx[n]+ fFRTs−1− 12π (φe,E [n]−φe,E [n−1]) (1.25)
If we deﬁne the reference count Dout,Re f , at x[n] = 0, then
Dout,Re f = fFRTs−1 (1.26)
and the output count relative to the reference can be written as
ΔDout [n] = Dout [n]−Dout,re f = KVCOTsx[n]− 12π (φe,E [n]−φe,E [n−1]) (1.27)
The corresponding z-transform of the calibrated output count becomes
ΔDout(z) = KVCOTsX(z)− 12π
(
1− z−1)Φe,E(z) (1.28)
where Φe,B(z) is the z-transform of the forward phase error sequence, φe,E [n]. The aforemen-
tioned equation reveals the ﬁrst-order noise shaping, as the phase error term is weighted by the
frequency dependent term, (1− z−1).
As the step size of the counter/quantizer is 2π , the PSD of the forward phase error sequence in
rad2/Hz can be estimated as
NΦe,F =
2π2
3 fs
(1.29)
The phase error spread is inversely proportional to the sampling frequency fs. Therefore, to
maximize the noise-shaping beneﬁt, the bandwidth of the incoming signal x(t) should be small
in comparison to fs.
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1.3.2.1.1 Improving the Nonlinear Behavior
A major issue associated with the VCO-based ΔΣADC design is its nonlinear operation. While
the VCO was assumed to be linear with respect to its voltage input, a more accurate represen-
tation is to assume the VCO has the following transfer characteristic
fVCO[n] = fFR+KVCO,1x[n]+KVCO,2x2[n]+KVCO,3x3[n]+ ... (1.30)
where the coefﬁcients,KVCO,1,..., KVCO,3,... represent the terms of the power series expansion
around the operating point of the input–output behavior of the VCO. Substituting the afore-
mentioned equation into (1.21), one can write the output phase-difference ΔφVCO[n] as
ΔφVCO[n] = 2π fFRTs+2πTsKVCO,1x[n]+2πTsKVCO,2x2[n]+2πTsKVCO,3x3[n]+ ... (1.31)
By transforming the input x[n] into a positive and negative version and applying each one to a
separate VCO leads to the following two output phase difference terms, denoted as Δφ+VCO[n]
and Δφ−VCO[n], one for the positive input as
Δφ+VCO[n] = 2π fFRTs+2πTsKVCO,1x[n]+2πTsKVCO,2x
2[n]+2πTsKVCO,3x3[n]+ ... (1.32)
and the other for the negative input as
Δφ−VCO[n] = 2π fFRTs+2πTsKVCO,1(−x[n])+2πTsKVCO,2(−x[n])2+2πTsKVCO,3(−x[n])3+ ...
(1.33)
Adding a stage that takes the difference in these two phases, that is,
ΔφVCO[n] = Δφ+VCO[n]−Δφ−VCO[n] (1.34)
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the corresponding output phase difference depends only on the odd-order terms, thereby re-
ducing the overall distortion level, that is,
ΔφVCO[n] = 0+2×2πTsKVCO,1x[n]+0+2×2πTsKVCO,3x3[n]+ ... (1.35)
Counting the corresponding 2π phase changes, one obtains the system shown in Figure 1.12
digital count value Dout [n] becomes
Dout [n] = 2×KVCO,1Tsx[n]+2×KVCO,3Tsx3[n]+ fFRTs−1− 12π (φe,E [n]−φe,E [n−1]) (1.36)
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+
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-x(t)
x[n]
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Figure 1.12 Differential conﬁguration of VCO-based ΔΣADC.
Further balancing in the signal path can be performed with digital calibration techniques im-
plemented in the logic block of Figure 1.12. Figure 1.13 displays the output PSD for a VCO-
based ΔΣ modulator implemented with both single-ended and differential conﬁgurations, with
and without digital calibration (Daniels et al., 2010). As is evident from Figure 1.13, the differ-
ential implementation reduced the even-order distortion terms below the noise level of the ΔΣ
modulator, while the digital calibration further reduces the third-order distortion component.
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A main drawback of this approach is of course related to the increase in hardware and power,
as two parallel VCOs and a phase differencing circuit are required.
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c) Differential with digital calibration.
Figure 1.13 Measurement results of a VCO-based ΔΣADC.
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1.3.2.1.2 Increasing the Maximum Sampling Rate, fs
The basic principle behind a VCO-based ΔΣ modulator is that an input signal x[n] is encoded
into the frequency of the VCO output, fVCO[n]. By measuring the number of cycles that the
VCO output completes during the sampling period Ts allows one to estimate the frequency
of the VCO and hence to recover the input samples. As the output of the VCO completes
2πDout [n] radians of phase change during the sampling period, Ts, the discrete-time VCO fre-
quency is estimated from
fVCO[n] =
1
2π
ΔφVCO[n]
Ts
=
Dout [n]
Ts
(1.37)
The ultimate speed of this operation depends on the speed at which the counter can count. In
practice, this limits the sampling rate of the VCO-based ΔΣmodulator to relative low-frequency
operation. Instead, one can use a phase discriminator and estimate a change in the VCO output
phase in a shorter time, thereby increasing the maximum sampling rate of the VCO-based ΔΣ
modulator. Figure 1.14(a) illustrates the block diagram of this arrangement. It is essentially the
same as the implementation in Figure 1.10, except that a phase discriminator circuit shown in
Figure 1.14(b) replaces the counter. The phase discriminator generates a pulse with width Td
that, when normalized by the sampling period Ts, is proportional to the VCO output frequency.
The phase discriminator is made from two DFFs and an XOR gate. As the propagation delay
of this logic gate combination is extremely short in comparison to that of an N-bit counter, this
circuit can operate at much higher sampling rates than a counter-phase discriminator circuit.
1.3.2.2 GRO-Based Open-Loop TM ΔΣModulators
A GRO-based TMΔΣ modulator quantizes a time-difference interval, for example, time be-
tween a start and stop edge transition, rather than some input voltage. Before a discussion
about GRO-based TMΔΣmodulator, consider the ring oscillator-based (RO-based) TDC (M.Z.
Straayer and M.H. Perrott, 2009) shown in Figure 1.15(a). The RO-based TDC approach con-
sists of four blocks: a ring oscillator, counter, register, and some logic gates. The operation
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Figure 1.14 Using a phase discriminator instead of a counter to extract the
VCO phase changes.
of this design is to count the number of clock cycles of the ring oscillator between the time
interval deﬁned by the start and stop signals. Once again, the output count will be denoted
as Dout [n] and the input time-difference interval as tm[n]. This design is essentially identical
to that described for VCO-based open-loop ΔΣADC shown in Figure 1.10 with input signal
x[n] = 0 as depicted in Figure 1.15(b); albeit, there is a time-lag between the instant a count
value is ready and the next input sample can be ready for conversion.
Following a similar mathematical development as for the VCO-based open-loop ΔΣADC, con-
sider that the ring oscillator oscillates at some free-running frequency fFR. As the instanta-
neous frequency of the ring oscillator output is equal to the derivative of the phase, the change
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Figure 1.15 RO-based TDC.
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in phase output over the duration of the start-stop interval tm[n] can be described as
ΔφVCO[n] = 2π fFRtm[n] (1.38)
This phase change corresponds to the 2π multiples of the count Dout [n], with some quantization
error φe[n], which is equivalent to the sum of a start/begin and stop/end phase error component
as shown in Figure 1.16, that is, φe[n] = φe,B[n]+φe,E [n]. However, as derived earlier, φe,B[n]+
φe,E [n−1] = 2π due to the modulo phase operation of the counter, allowing one to write
ΔφVCO[n] = 2πDout [n]+ (2π +φe,E [n]−φe,E [n−1]) (1.39)
Combining (1.40) and (1.41),
Dout [n] = fFRtm[n]−1− 12π (φe,E [n]−φe,E [n−1]) (1.40)
If we deﬁne the reference count Dout,Re f for some input time-difference reference condition,
say tm,Re f , then
Dout,Re f = fFRtm,Re f −1 (1.41)
Subtracting (1.43) from (1.42), one arrives at the change in the output count relative to some
reference pulse width, that is,
ΔDout [n] = Dout [n]−Dout,Re f = fFR
(
tm[n]− tm,Re f
)− 1
2π
(φe,E [n]−φe,E [n−1]) (1.42)
The corresponding z-transform of the calibrated output count becomes
ΔDout(z) = KVCOTsΔTm(z)− 12π
(
1− z−1)Φe,E(z) (1.43)
where
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Figure 1.16 Timing diagram of the ring oscillator–based TDC
with start/begin and stop/end phase errors highlighted.
ΔTm(z) represents the z-transform of the input time change.
Φe,E(z) is the z-transform of the stop or end phase error sequence, φe,E [n].
Once again, we observe that the quantization error is noise shaped by the factor
(
1− z−1). As
the step size of the counter/quantizer is again 2π , the PSD of the end phase error sequence in
rad2/Hz is identical to that described by (1.31).
The main reason for the quantization error reduction is that start/begin and stop/end phase
errors are highly correlated, so that their combined sum is reduced with averaging. In practice,
this is not the case with an RO-based TMΔΣ modulator. Rather, some time must be allotted
to account for the time to make a decision and to read and write the data into the appropriate
registers, and make sure the circuit is ready for next sampling phase. As a result, the phase
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of the oscillator will have changed before the start of the next sampling phase, resulting in a
misalignment in the start/begin and stop/end quantization errors.
The GRO-based TMΔΣ modulator approach (M.Z. Straayer and M.H. Perrott, 2009) enables
the phase of the ring oscillator to be reset (i.e., through a gated operation) to the value it had
at the end of the previous sampling instant and restored some time later so that the stop or
end quantization error of the previous time sample is the same as the start/begin quantization
error of the next time sample, as illustrated in Figure 1.15(c). It does this by disabling the ring
oscillator for a complete integer number of clock cycles from the last sampling instant.
1.3.2.3 Vernier GRO-Based (VGRO) TM ΔΣADC
Generating multiphase signals, for example, ring oscillator, with high resolution is at the core of
many TMΔΣ modulator approaches. The simplest method is an inverter chain, but it consumes
a great deal of power and has a time resolution equal to twice the propagation delay of a
single logic inverter gate. A second approach is a VCO in cascade with a phase interpolator
circuit. Such a circuit has a higher resolution than an inverter chain but is sensitive to PVT
variations as the phase interpolator operates in an open-loop fashion. A third approach is
a phased-coupled VCO used in a phase-locked loop (PLL) negative feedback conﬁguration.
This approach is known to have the ﬁnest phase resolution and is insensitive to PVT effects.
These three methods are well known, so we will defer the reader to visit any graduate level
reference on analog design for more details.
A fourth method, which has only recently been introduced, involves a coupled ring oscillator
conﬁguration (CRO) (Matsumoto et al., 2008). This design involves the use of multiple rings
of inverter chains and an outer ring of NMOS switches as depicted in Figure 1.17. A pseu-
dospherical co-ordinate system is used to describe a particular inverter location in the various
rings in terms of an n,m co-ordinate. Here we see that there are seven inner rings of inverters
and that each ring contains nine inverters in cascade. The length of these rings, denoted as
Ninv and the number of rings Nrings, can be made arbitrary. This design has better phase reso-
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Figure 1.17 General implementation arrangement of a multiphase coupled
oscillator conﬁguration.
lution than a single ring of inverter chains involving Ninv and an open-loop VCO with a phase
interpolator but exhibits a power consumption just a little better than a single inverter chain.
The basic principle of a CRO is that two different types of oscillation modes bind their phases
together. For the most part, the outer-most or main ring (m = Nrings) determines the overall
oscillation frequency, whereas the other rings (m=1, ..., Nrings-1) couple with the phases of the
main ring. The phase difference Δφ between any two inverters located in the spherical plane
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with co-ordinates (n1,m1) and (n2,m2) is given by the following expression:
Δφ (n2−n1, m2−m1) = (m2−m1)
(
π +
2π
2NinvNrings
)
+(n2−n1)
(
π +
2π
2Ninv
)
mod 2π
(1.44)
In comparison, a single ring oscillator with Ninv inverters in cascade would have a phase differ-
ence between two inverters (n2−n1) apart from that given by
Δφ = (n2−n1)
(
2π
2Ninv
)
(1.45)
Another approach to realize a single-loop ring oscillator with a timing resolution less than
a unit gate delay is through the application of a negative delay element. Consider the basic
CMOS inverter circuit shown in Figure 1.18(a). Here a negative delay is inserted in series with
the gate of the PMOS transistor so that this transistor experiences the input signal earlier than
the NMOS transistor (Lee et al., 1997). As a result, the net delay of this gate can be made
less than a conventional CMOS inverter. This is illustrated in the timing diagrams of Figure
1.18(b). The top plot corresponds to the conventional timing for a single inverter circuit. The
timing plot below this illustrates the timing skew introduced by the addition of a negative
delay element. The following two plots are for the output signal for the conventional gate and
the delay-reduced gate circuit. Different delays have been be achieved by inserting different
negative timing skews (Mohan et al., 2005; Straayer et al., 2009).
The ﬁnal method that we will describe here for increasing the timing resolution of a multiphase
generator is the vernier method. The basic principle of the vernier delay line is to use two
uncoupled ring oscillators, one oscillating slightly faster than the other by tuning the individual
delay units to two separate delays, τF and τS, as shown in Figure 1.19(a). The instantaneous
phase behavior of these two oscillators is displayed modulo 2π as shown in Figure 1.19(b).
Here one can see how the “fast” oscillator phase behavior is phased aligned with the “slow”
oscillator phase response at the very beginning, then with increasing time the “fast” oscillator
phase moves ahead of the “slow” oscillator until the two are again phase aligned (at the end of
the time sequence). The smallest separation time or resolution between the two phase responses
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Figure 1.18 Negative-skewed delay cell.
when they are both equal to 2π is Δtres and is given by
Δtres = τS− τF (1.46)
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a) Block diagram
b) A corresponding timing diagram of a fast and slow oscillator with a ﬁxed time delay
Figure 1.19 Vernier GRO TDC.
42
Correspondingly, the relative phase change in this time step is
Δφres = 2π
(
τS− τF
τS
)
(1.47)
Clearly, the time and phase resolution can be made quite small by simply setting the delays
in each ring oscillator to be very close to one another, not equal. Generally, this is done by
selecting equal inverter delays, but the “slow” ring oscillator will be constructed with one
additional delay element.
A ﬂash-type TDC (i.e., one without noise-shaping) can be constructed using the vernier ring
oscillator approach. The basic operation is to apply a start and stop signal to the TDC input
such that the initial delay between the phase of the two oscillators equals this time-difference
tm[n]. As the phase of the fast oscillator rapidly cycles to catch up with the phase of the slow
oscillator, a point is reached when the phase of the two oscillators is phase aligned. At this
point, a number of the DFFs have been set to logic one indicating that the D input signal leads
its clock input signal. A count of the number of 1s is made and the corresponding value is
captured as the output Dout [n].
One additional measurement can be made to deduce the resolution of the TDC. By measur-
ing the time duration between adjacent phase alignment events, denoted by Tpa, and the total
number of 1s captured by the DFFs that occurred in this time, denoted by Dout,ea, an accu-
rate estimate of the time resolution Δtres can be derived without having to use a measuring
instrument with an extremely high resolution (but requires high accuracy, nonetheless), that is,
Δtres =
ΔTpa
Dout,ea
(1.48)
Hence, the input time difference tm[n] can then be expressed as
tm[n] = ΔtresDout [n] (1.49)
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Conversely, one can write the count Dout [n] with a time quantization error included as follows
Dout [n] =
1
Δtres
tm[n]+Δte[n] (1.50)
Here the time quantization error is subject to a start/begin and stop/end quantization effect, that
is,
Δte[n] = Δte,B[n]+Δte,E [n] (1.51)
where each time error component is bounded in magnitude by Δtres. As conversion process
is reset after each phase of TDC operation, there is no coupling between the start/begin and
stop/end errors between sampling instants, as was seen with the other TM ΔΣ modulators.
However, by altering the structure of the ﬂash-type TDC such that the internal states of the two
oscillators are stored, the phase difference can be read back during the next conversion cycle,
thereby coupling the time quantization errors. This approach was adopted in the vernier GRO
introduced in (Lu et al., 2012) resulting in a digital output with ﬁrst-order noise described by
Dout [n] =
1
Δtres
tm[n]+Δte,E [n]−Δte,E [n−1] (1.52)
While the vernier technique may appear to considerably improve the TDC resolution, the mis-
match between the delay lines severely limits the resolution in practice. Also, a wide measure-
ment range requires many more delay cells compared with a ﬂash TDC with a single oscillator
or delay, making it impractical in high-resolution wide-range applications. Therefore, unless
a small range is allowed, vernier TDC must be combined with other circuit techniques to im-
prove resolution without signiﬁcantly increasing power and area. One such approach is based
on component-invariant vernier delay line technique. Here the two delay lines are replaced by
two gated oscillators, thereby eliminating the matching effort between adjacent delay line cells
(Chan et al., 2002; Chan et al., 2004; Roberts et al., 2005).
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1.3.2.4 Switched-Ring Oscillator-Based TM ΔΣADC
A GRO-based ADC with ﬁrst-order noise shaping requires the phase of the oscillator to be
preserved so that the start/begin and stop/end quantization errors are coupled. However, due
to various charge dynamic mechanisms, errors occur with the charge stored on the parasitic
capacitors associated with the delay elements. These manifest themselves as leakages, skew,
and dead-band effects (Yu et al., 2013; Elshazly et al., 2014).
To address this limitation, the SRO-based TMΔΣADC was proposed in (Elshazly et al., 2014).
Leveraging oversampling and noise shaping, the proposed SRO-TDC achieves high resolution
without the need for calibration. Ring oscillators are switched between two frequencies to
achieve noise shaping of the quantization error in an open-loop manner. By decoupling the
sampling clock and input carrier frequencies, the SRO-based TMΔΣADC is capable of operat-
ing at high OSRs, a feature that did not exist in any of the TDCs presented earlier.
A block diagram of the proposed approach is depicted in Figure 1.20. Here the input time
difference signal is converted into a continuous-time pulse-modulated signal and applied to the
control input of two voltage-controlled ring oscillators.
Figure 1.20 Block diagram of SRO-based TM ΔΣADC.
45
As the pulse-modulated signal is set between two voltage levels, the oscillation frequency of
each ring oscillator is set at two different frequencies; albeit for a time duration established by
the pulse width of the incoming signal, tm[n], and the other to reestablish the initial phase of
the next conversion cycle—similar in principle to the GRO approach but with a very different
implementation (see Figure 1.15(c)). A timing diagram illustrating the VCO input and output
behavior is shown in Figure 1.21. Note that the start/begin and stop/end phase quantization
errors are arranged to be equal. The output of SRO block is fed to a phase quantizer to de-
termine the output digital value, in much the same way that was done for the other ΔΣADCs
described earlier. A ROM encoder and differentiator blocks are responsible for converting the
output digital value from the quantize value to its ﬁnal digital representation.
1.4 High-order TM ΔΣModulators
High-order ΔΣ modulators make use of greater amounts of quantization noise history to im-
prove its overall operation. However, high-order ΔΣ modulators come with a higher cost in
hardware complexity and silicon area footprint, loop instability, and power consumption. This
section provides a brief review of several high-order TMΔΣ modulator designs.
1.4.1 VCO-Based Closed-Loop TM ΔΣModulator
In Section 1.2.1, a description of an open-loop VCO-based ΔΣADC was described. One of
the main drawbacks to this technique was that it was quite nonlinear. While a method of
compensation was proposed based on the cancellation of even-order harmonic terms, an even
better approach is to use the VCO-based ADC of Figure 1.10 as a multibit quantizer in a
feedback conﬁguration (Iwata et al., 1999; Straayer et al., 2008; Reddy et al., 2012) as shown
in Figure 1.22. Here a narrow-band CT loop ﬁlter with high DC-gain is used, together with
a multibit DAC in the feedback path of the ΔΣ modulator. The loop ﬁlter is used to establish
the STF and NTF of the overall ΔΣ modulator, as described previously in Section 1.2.1. High-
order modulators can be realized by the appropriate selection of the ﬁlter order and frequency
characteristics. As the VCO-based ΔΣ modulator is now placed in the feed-forward path of a
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negative feedback conﬁguration, the nonlinearities of the quantizer are suppressed and made
inconsequential.
Figure 1.22 Block diagram of VCOΔΣADC used in a closed-loop
conﬁguration.
An alternative realization is one that interchanges the sequence of the quantizer and loop ﬁlter
of Figure 1.22 to that shown in Figure 1.23. Here the loop ﬁlter is realized using a digital ﬁlter.
This realization is referred to as a VCO-based ΔΣ modulator with a tracking-loop quantizer
(Colodro et al., 2014). The main goal of this work is to minimize the input signal range at input
to the VCO in order to restrict the output frequencies to a very narrow frequency range, and
in turn, reduce the level of distortion at its output. A simulation of the proposed approach was
performed in (Colodro et al., 2014) and compared to the VCO-based open-loop ΔΣ modulator
architecture shown in Figure 1.10. In this simulation, the KVCO coefﬁcient was set to 0.95×33
MHz/V and the nonlinearity of VCO was modeled using a hyperbolic tangent function tanh(v).
The simulations results are shown in Figure 1.24. The top plot illustrates the PSD for open-
loop ΔΣ modulator architecture and the bottom plot corresponds to the PSD for the proposed
closed-loop ΔΣ modulator architecture. The results reveal about 30 dB improvement in the
SNDR with the proposed feedback approach. Experimental results have yet to conﬁrm the
validity of this approach and any unforeseen practical issues.
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Figure 1.23 TM VCO-based ΔΣ with tracking-loop quantizer.
1.4.2 TM ΔΣADC Using DLL-Like Structure
A second-order TMΔΣmodulator with voltage input can be achieved by exploiting the structure
of a DLL (Yoder et al., 2011; Tousi et al., 2011; Baker, 2011; Lin et al., 2012). The general
form of a DLL is shown in Figure 1.25(a). Here a VCDU is tuned such that the total delay
through the VCDU is equal to the period of the incoming reference clock signal. By adding
a voltage summing circuit between the charge-pump and loop-ﬁlter, an input voltage can be
injected into the feedback loop. In addition, a one-bit quantizer (DFF) is added at the output
of the phase detector to quantize its output. This output will be the output for the ADC. The
VCDU is driven with a clock signal whose input–output phase difference will be proportional
to the control voltage Vctrl . In essence, this circuit acts as a voltage-to-phase converter. The
resulting design is shown in Figure 1.25(b).
Collectively, the VCDU, phase detector, and DFF form a one-bit phase quantizer. The resulting
single-loop conﬁguration takes on the general form of Figure 1.22. Linearizing the system
results in the equivalent z-domain block diagram shown in Figure 1.25(c). Here KVCDU and
KCP are the gain of the VCDU and charge pump, respectively. Writing the output Dout [n]
in terms of the input v[n] and phase quantization error φe[n], one can write in the frequency
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a) Non-feedback VCO-based ΔΣ modulator.
b) VCO-based ΔΣ modulator with feedback.
Figure 1.24 PSD of the VCO-based ΔΣ modulator with a tracking-loop
quantizer.
domain,
Dout(z) = STF(z)Vin(z)+NTF(z)φe(z) (1.53)
where
STF(z)Vin(z) =
KVCDUHLP(z)z−1
1+KVCDUKCPHLP(z)z−1
NTF(z)Vin(z) =
1
1+KVCDUKCPHLP(z)z−1
(1.54)
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For a second-order loop ﬁlter of the general form,
HLP(z) =
1
(1− z−1)2 (1.55)
the STF and NTF takes on the form
STF(z)Vin(z) =− KVCDUz
−1
(1− z−1)2−KVCDUKCPz−1
NTF(z)Vin(z) =
(1− z−1)2
(1− z−1)2−KVCDUKCPz−1
(1.56)
Simulink/MATLAB simulation reveals second-order noise shaping at the output of the time-
mode ΔΣADC, conﬁrming the aforementioned theory. This design achieved 8 bits of resolution
over a 10 MHz signal bandwidth (Lin et al., 2012). Experimental results have yet to conﬁrm
the validity of this approach and any unforeseen practical issues.
1.4.3 High-Order TM ΔΣADC Modulator With Voltage-Controlled GRO (VCGRO)
To achieve a high SNDR for wideband applications, the order of the ΔΣ modulator must be
increased. In order to achieve this, two topologies have been presented in (Pavan et al., 2017)
that are suitable for this application, using a single-loop and a MASH architecture. A single-
loop TMΔΣ modulator proposed in (Straayer et al., 2008) utilizes the VCO as a quantizer to
achieve third-order noise shaping. The main disadvantage of this design is that it uses voltage-
domain components such as op-amp and DACs to realize the feedback structure around the
quantizer. Therefore, large gain bandwidth (GBW) op-amps and extremely linear DACs are
required to meet the aforementioned described system requirements.
A fully integrated time-domain high-order MASH ΔΣ modulator based on VCGRO has been
presented in (et al., 2013). Figure 1.26 displays a block diagram of this design. The basic idea
behind this approach is that the VCO in the top block is used to convert the input voltage signal
vin[n] to the phase domain and then applied to the bottom block that forms a VCGRO-based
TDC to digitize the quantization noise from the ﬁrst modulator and a sampled version of the
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a) Type I DLL block diagram.
b) Block diagram of proposed ADC.
c) z-domain linear equivalent representation.
Figure 1.25 DLL-based ADC block diagram sharing the same mechanism as a
conventional DLL.
input voltage, vin[n]. A digitized version of this noise is passed to the digital cancellation logic
block where the quantization noise from the ﬁrst modulator is canceled. An attractive feature
of this structure is that it can realize a high-order NTF with a cascade of two or more VCGRO
quantizers.
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Based on our previous analysis, the output code count DVCO[n] from the VCO can be written
as
DVCO[n] =
1
2π
φVCO[n]− 12π
(
φe,VCO[n]−φe,VCO[n−1]
)
(1.57)
and output code count from the VCGRO as
S/H Ring VCO
Analog input
x(t) Doutfs
 VCO Counter Register
Logic
Ts=1/fs
x[n]
S/H
x[n]
GRO
Pulse
Generator
Counter Register D
ig
ita
l c
an
ce
lla
tio
n 
lo
gi
c
DVCGRO[n]
DVCO[n]
Enable
Next stage
Figure 1.26 High-order TMΔΣ modulator with MASH structure using VCO
and VCGRO.
DVCGRO[n] =
1
2π
φVCGRO[n]− 12π
(
φe,VCGRO[n]−φe,VCGRO[n−1]
)
(1.58)
where φe,VCO[n] and φe,VCGRO[n] are the corresponding quantization errors at the nth sampling
instant from the VCO and VCGRO. In each case, ﬁrst-order noise shaping of the quantization
noise is present at the outputs of each VCO. The digital cancellation block combines the two
output terms such that in the z-domain
Dout(z) = z−1DVCO(z)− (1− z−1)DVCGRO(z) (1.59)
Based on the mathematical analysis presented in (Yu et al., 2013), together with a few approx-
imations, the digital output Dout(z) after cancellation can be written in terms of the input signal
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vin[n] as
Dout(z) = KVCOTsVin(z)− 12π (1− z
−1)2φe,VCGRO(z) (1.60)
where Vin(z) and φe,VCGRO(z) are the z-transforms of input signal vin[n] and quantization error
signal generated by the VCRGO, that is, φe,VCGRO[n]. This expression highlights the claim of
second-order noise shaping provided by this architecture, as the second term of (1-79) contains
the term (1− z−1)2. Experimental validation is yet to be given for this new architecture.
1.4.4 High-Order TM ΔΣADC Modulator Using A Relaxation Oscillator Technique
Another approach to achieve high-order noise shaping based on a MASH structure was pre-
sented in (Cao et al., 2012) based on a relaxation oscillator technique. This design consists of
three ﬁrst-order TMΔΣTDCs with a structure of a cascade of three ﬁrst-order sections denoted
as a 1-1-1 MASH structure (see Figure ??). The schematic of the ﬁrst-order ΔΣ modulator is
shown in Figure 1.27(a). It includes two comparators, SR ﬂip-ﬂop, counter, and a circuit to
convert the input time-difference interval into a charge quantity on the capacitors C. Charging
and discharging the capacitors will generate a clock pulse that enables the counter through the
comparator and SR ﬂip-ﬂop combination. The width of this pulse is proportional to the voltage
difference on the capacitors.
An interesting characteristic of the relaxation oscillator-based TMΔΣTDCs is that the quanti-
zation error is scrambled during successive quantization steps (Cao et al., 2012) as depicted
in Figure 1.27(b). Consequently, ﬁrst-order noise shaping for one stage and third-order noise
shaping for 1-1-1 MASH structure can be achieved.
A major performance limitation of this approach is the charge that leaks off the capacitors
during their holding phase. Another issue relates to mismatches between stages.
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Figure 1.27 First-order ΔΣ modulator using a relaxation oscillator.
1.5 TMΔΣ Design Issues
The performance of TMΔΣmodulators is limited by four underlying factors: (1) nonlinearity of
the basic delay element used in a delay line or in a ring oscillator, (2) mismatches between TM
components, (3) clock jitter introduced noise, and (4) ﬂip-ﬂop metastability. In this section,
these limitations will be described.
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1.5.1 VCDU Nonlinearity
A VCDU is often used in TMSP to convert voltage-domain signals to a corresponding time-
mode signal. The main drawback of this element is that it has a limited range of linear opera-
tion, thereby limiting its overall DR of operation.
Figure 1.28(a) illustrates a CMOS implementation of a VCDU with a negative delay coefﬁ-
cient. The basic cell consists of essentially two capacitive loaded inverter circuits. The ﬁrst
inverter also includes two additional transistors M3 and M4. Both M3 and M4 operate in the
triode region, thereby acting as voltage-controlled resistors. The gate of M3 is connected to
the input signal vin so that its resistance value can change with this level and the gate of M4
is simply connected to VDD so that its value is constant. With a speciﬁc input voltage set at
the gate of M3 and the clock input set high, M1 turns off and M2 turns on, thereby discharging
capacitor CW and forcing the output node to a zero state. The subsequent inverter circuit then
inverts this quantity and produces a logic 1 output. Conversely, when the clock input returns
to a low level, M1 turns on and M2 turns off, thereby charging CW back to VDD. The following
inverter then puts out a logic 0.
With a periodic clock input, the output is also periodic with the identical frequency but show a
slight delay with respect to the input. The propagation delay is tunable with the control voltage
vin. The vin-input versus VCDU propagation delay transfer characteristic is shown in Figure
1.28(b) for a 180 nm CMOS process. While the speciﬁc delay values are unimportant here,
one can see the general shape of this transfer characteristic. It has a somewhat linear region
between an input voltage of 0.8 V and 1.2 V, whereas for the input voltage less than 0.8 V or
greater than 1.2 V, the VCDU behavior is visibly nonlinear.
This VCDU design is limited to a 0.4 V input voltage range, about 20% of the ideal headroom
available from the power supply VDD, which severely limits the performance of the TMΔΣ
modulator. Indeed, it was shown in (Ziabakhsh et al., 2015) that by improving the linearity of
VCDUs with new circuit topologies, the DR of TMΔΣ modulators improves accordingly.
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Figure 1.28 VCDU.
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1.5.2 Component Mismatches
Mismatches between otherwise identical elements have a major impact on the linearity of
TMΔΣ modulators. If the delays associated with individual inverters in a ring oscillator that
is used to realize a multiphase generator are mismatched, then the relative output phases will
contain systematic or offset phase errors. As a consequence, in-band noise level will increase,
thereby limiting the effective resolution of the TMΔΣ modulator. An analysis of these effects
was provided in Section 1.3.2 related to the GRO approach and how data-weighted averaging
could minimize these effects by noise-shaping these errors out-of-band.
1.5.3 Jitter-Induced Noise
So far, we have covered issues related to nonlinearity in the transfer characteristic of a TM ele-
ment such as a VCDU and mismatches between otherwise identical behaving devices. Another
issue that one has to consider in the design of TM circuits is jitter-induced noise error that
comes from the main reference clock. Noise associated with the clock reference generating
circuit manifests itself into random variation in the placement of the clock edges as illustrated
in Figure 1.29, clock jitter can be caused by electromagnetic interface (EMI), crosstalk, and
wave reﬂections due to incorrectly terminating transmission lines, thermal noise, and/or poor
power supply isolation.
Jitter is generally divided into two classiﬁcations: deterministic or random. Deterministic jitter
(DJ) refers to jitter effects that are bounded in amplitude, periodic, or data dependent. Random
jitter (RJ) is any jitter that does not fall into the DJ category and is fundamentally unbounded
in value (M.P. Li, 2007). Jitter-induced noise effect is a fundamental limitation of ADCs and
has been studied extensively (Luschas et al., 2002; Lauritzen et al., 2010). While clock jitter is
expected to also be a fundamental limitation of TM circuits, the authors are not aware of any
extensive study conﬁrming that this is indeed the case.
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Figure 1.29 Jitter noise deﬁnition in TMΔΣ modulators.
1.5.4 DFF Design Challenges
A DFF is the most basic decision-making element of TM circuits. However, ﬂip-ﬂops experi-
ence a dead band effect whereby when the input timedifference signal is small in magnitude,
such as when the time difference between a start and stop signal is small, the output of the
ﬂip-ﬂop lies in an undetermined logic state, called the metastable state. Logic circuits that are
reading this value cannot, as it is not a proper logic value, and instead misread the output value
and can generate a logical bit error.
A classic method used to compensate for metastable behavior is to cascade multiple ﬂips-
ﬂops or latches to give the front-end ﬂip-ﬂop more time to set its output value to the correct
logic level (Deschamps et al., 2012). Another method is to employ a time ampliﬁer circuit
to preamplify the small time difference prior to the decision-making ﬂip-ﬂop (Oulmane et al.,
2004; Chung et al., 2010). This approach reduces the potential for metastable-related bit errors
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and improves the resolution of TMΔΣ modulators; however, it consumes more power and die
area.
1.6 Comparison of TM Versus VM ΔΣModulators
Over the last decade, many different VM and TM ΔΣ modulators have been implemented
and their experimental results published. Of particular interest is how the SNDR performance
of the reported ΔΣ modulators varies with silicon area, analog signal bandwidth, and power
consumption. Scatter plots of the published works are shown in Figure 1.30.
It is interesting to compare the general behavior of a TM realization with a VM realization.
One can see from these three scatter plots that the SNDR performance of a TM realization is
generally less than those implemented using a VM approach; however, the power and silicon
area requirements are generally orders of smaller magnitude. In contrast, the analog signal
bandwidth is generally much higher for a VM realization than a TM realization.
In the next chapter, we compare the peak SNR of both signal processing techniques (VM and
TM) for a simple PMOS-NMOS transistor stack in the presence of technology scaling. It
shows that below 90 nm CMOS process, TM circuits provide better SNR than VM circuits for
the same bandwidth.
1.7 Summary
Voltage-domain ΔΣ modulators implemented in CMOS technologies are widely employed
across the electronics industry as a main component of an ADC. However, as CMOS processes
advance, MOS transistors must operate at lower voltage supply levels and this will cause ma-
jor havoc on the operating characteristics of VMΔΣ modulators. TMΔΣ modulators make use
of digital-like circuits that easily scale with advances in CMOS technologies and, hence, lend
themselves as a potential solution to realize ADCs in ﬁne-lined CMOS processes.
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a) SNDR versus area.
b) SNDR versus signal bandwidth.
c) SNDR versus power.
Figure 1.30 Historical performance comparisons.
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The primary objective of this chapter was to expose the principles of TM circuits for ΔΣ mod-
ulators more from a block diagram point-of-view rather than detail circuit perspective. While
both perspectives are important, it is our belief that the block level perspective should be the
priority of TM circuit designers before venturing down into the morass of transistor circuit
design of ΔΣ modulators.
To date, numerous types of TMΔΣ modulators have been proposed, fabricated, and tested.
This includes single-bit, multibit, ﬁrst-order, and higher-order type modulators. Through the
application of the noise-shaping principle, both the quantization error made by a TM decision-
making circuit and the systematic phase offsets associated with the component mismatches in
the various timing circuits can be signiﬁcantly reduced, giving way to a new generation of TM
circuits that do not require any form of off-line or on-line calibration.
Results are extremely encouraging, especially in light of the present day facts that TMΔΣ
modulators offer low power operation and a small silicon area foot print. While the DR of
TM circuits is not quite at the level of a VM circuit, it is the author’s belief that this is just a
matter of time before TM circuits reach performance levels equivalent to their voltage mode
equivalents. One must recognize that the key principle of noise-shaping in TM circuits was
only recently introduced and the number of people working in this area had been modest. It is
our belief that this is soon to change.

CHAPTER 2
THE PEAK-SNR PERFORMANCES OF VOLTAGE-MODE VERSUS TIME-MODE
CIRCUITS: THE PMOS-NMOS STACK USE CASE
2.1 Introduction
The objective of this chapter is to identify whether future TM circuits will achieve perfor-
mance levels on par or higher than what is expected from future VM circuits operating at
different bandwidth levels, i.e., rise/fall times, in the presence of transistor thermal and ﬂicker
noise components (Ziabakhsh, Gagnon and Roberts, 2018). To do so, the maximum achiev-
able signal-to-noise ratio (SNR) of the most basic circuit element common to both designs:
a PMOS-NMOS transistor stack, will be analyzed and used to predict the peak-SNR perfor-
mance of VM and TM circuits over various technology nodes. In (Pathan et al., 2016), a model
for VM and TM noise analysis was proposed; however, the noise model only describes the ef-
fect of thermal noise on circuit operation, and therefore is limited in its performance prediction
as it ignores the ﬂicker noise component. In this chapter, the proposed analysis is applied to
different CMOS technology nodes and compared to Spectre transient noise analysis. A silicon
prototype was fabricated in the IBM 130-nm CMOS technology. The accuracy of our proposed
analysis is validated by measurement results and transistor-level transient noise simulations.
2.2 PMOS-NMOS Transistor Stack: Performance Deﬁnitions
A core transistor circuit common to both VM and TM circuits is the PMOS-NMOS transistor
stack shown in Figure 2.1. In VM circuit shown in Figure 2.1(a), the PMOS-NMOS stack is
used as a voltage ampliﬁer, whereas in a TM circuit, the transistor stack is used as a delay
element.
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Figure 2.1 Basic primitive circuit element consisting of a PMOS-NMOS transistor stack
in presence of noise.
2.2.1 Voltage-Mode Analysis
In the case of the ampliﬁer, the output instantaneous voltage signal can be expressed in terms
of the input voltage signal vin(t) as
vout(t) = Gvin(t) (2.1)
where G represents the voltage gain of the ampliﬁer. As the power supply level VDD limits
the maximum output signal, the maximum sinusoidal output signal will have an amplitude of
VDD/2 assuming the output quiescent operating point is set atVDD/2. Correspondingly, the rms
value of this output signal is
(
VDD/2
√
2
)
. The noise generated by the PMOS-NMOS stack
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limits the maximum SNR to:
SNRVM = 10log10
(
V 2sig,rms
V 2n,rms
)
(2.2)
where Vsig,rms is the rms value of the output signal and V 2n,rms is total rms output noise signal
over the bandwidth fH − fL (where fH and fL are the upper and lower frequency bounds,
respectively) that can be expressed as
V 2n,rms =
∫ fH
fL
(
M
∑
i=1
Sn,i( f )|Hi( j2π f )|2
)
d f (2.3)
Here Sn,i( f ) (i = 0,1,2, ...,n) represents the noise spectral densities (PSD) for each transistor
which can include thermal and ﬂicker noise components andHi( j2π f )= 1/
(
1+(2πRoCL f )2
)
is the transfer function from each noise source to the output. To calculate the output-referred
noise voltage, the input signal is shorted to the ground and the output noise voltages of M1 and
M2 is calculated as:
V 2n,rms =∫ fH
fL
(((
g2m,NSn,N( f )+g
2
m,PSn,P( f )
)
R2o
) |Hi( jω)|2)d f (2.4)
where
Sn,N/P( f ) = 4kT γ
1
gm,N/P
+
Kf ,N/P
WN/PLN/PCox
1
f
(2.5)
and k is Boltzman’s constant, T is the temperature, γ is a coefﬁcient which depends on channel
length (γ=1 for short-channel), Ro = roN ‖ roP (roN and roP are output resistance of the NMOS
and PMOS transistors, respectively), and gm,N and gm,P are the transconductance of NMOS
and PMOS, respectively. The thermal and ﬂicker noise of the transistors are modeled as un-
correlated voltage sources in series with their gates (B. Razavi, 2004). The second term on
the right-hand side of (2.5), Kf ,N/P is a process-dependent constant, WL is the product of the
transistor’s dimensions, and Cox represents the gate capacitance per area. In order to compute
the total output noise power, the output PSD is integrated across the bandwidth of the ampliﬁer
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(from fL to fH). Subsequently, the expected SNR can be written as
SNRVM = 10log10
⎛
⎜⎝
(
VDD
2
√
2
)2
(
V 2n,rms,Thermal +V
2
n,rms,Flicker
)
⎞
⎟⎠ (2.6)
where
V 2n,rms,Thermal = 4KT γRo (gm,N +gm,P)
tan−1( fH − fL)
2πCL
V 2n,rms,Flicker =(
Kf ,Ng2m,N
WNLNCox
+
Kf ,Pg2m,P
WPLPCox
)
(
R2o
2
)× ln
⎛
⎜⎝(2πCLRo)
2+
(
1
fH
)2
(2πCLRo)2+
(
1
fL
)2
⎞
⎟⎠
2.2.2 Time-Mode Analysis
In TM circuits, on the other hand, signals are represented as time differences between two time-
varying signals, with one acting as the reference (or ground). For instance, the time-difference
between the rising edge of an input signal φsig(t) and the rising edge of a periodic reference
clock signal φre f (t) during the n-th clock cycle (rather than n-th time instant) deﬁnes a TM
discrete-time signal as
ΔTin[n] = φin(t)−φre f (t), during n-th clock cycle (2.7)
For the PMOS-NMOS stack (Figure 2.1(b)), with input and output time-varying signals φin(t)
and φout(t), and reference signal φre f (t), the output TM signal ΔTout [n] can be expressed in
terms of input TM signal as
ΔTout [n] = ΔTin[n]+
Ts
2
+Tp (2.8)
where Ts is the sampling period and Tp represents the propagation delay of the PMOS-NMOS
stack.
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In TM circuits, the signal amplitude is not limited by the power supply level and thus can be
made to be arbitrarily large simply by using larger time-difference signals. However, TM sig-
nals are discrete by nature. Consequently, to satisfy the Nyquist sampling criterion, a tradeoff
exists between the signal amplitude and its bandwidth. A large TM signal will inherently oc-
cupy a small bandwidth, or conversely, a small-signal can occupy a much larger bandwidth
(Abdelfattah et al., 2017). Unfortunately, small-signals are masked in various noise signals,
such as jitter from the clock reference circuit, or jitter created by the thermal and ﬂicker noise.
As a result, the maximum achievable output SNR will be limited by both the desired bandwidth
and output jitter.
Let us assume that the maximum output signal level is bounded by the sampling period, Ts,
with maximum output power
(
Ts/2
√
2
)2
. The noise power is limited by the noise-induced
jitter, denoted here by σtzc,rms. Consequently, the output SNR expressed in dB would be stated
as
SNRTM = 10log10
⎛
⎜⎝
(
Ts
2
√
2
)2
σ2tzc,rms
⎞
⎟⎠ (2.9)
An expression of the output timing jitter can be derived from an analysis of the time at which
the output signal crosses the threshold level at VDD/2 during low-to-high transition. An equiv-
alent circuit with noise representation is shown in Figure 2.2(a). The timing diagram of the
circuit under test is shown in Figure 2.2(b) with the top plot showing the ideal reference signal
(φre f (t)), the second plot showing the input and output voltage signals of the PMOS-NMOS
stack, respectively. It should be noted that φout(t) is plotted with different rising times in order
to show its impact on the output events. In this section, we describe a method to comprehend
the dominant noise sources in TM circuits. While the timing jitter analysis has been described
in previous publication (Pathan et al., 2016), it was limited to a small-signal perspective; one
that does not apply to TM, as they operate in a digital or large-signal manner. In the following
analysis, the large-signal perspective of TM circuits is taken into account to calculate its jitter
period. In addition, this analysis includes both thermal and ﬂicker noises in contrast to the
work of (Pathan et al., 2016), which performed only a thermal noise analysis.
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Figure 2.2 PMOS-NMOS stack jitter analysis.
We begin by assuming that PMOS transistor is turning on and the output signal,Φout(t), begins
to rise. The charging current ﬂowing into capacitor,CL, during the initial low-to-high transition
is essentially constant at a level of IP,sat . While there are minor variations from this constant
value, their effects are low enough to be ignored in our analysis. After the low-to-high transition
crosses the thresholdVDD/2, the charging current rapidly decreases to zero. In addition, during
this initial time, a noise component from the PMOS transistor (in,p(t)) also contributes to the
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charge on CL, resulting in timing jitter, as depicted in the fourth plot from the top. As this
time is approximately one-half the rise time of the low-to-high transition, this time will be
designated as tzc; which, due to jitter, is a random variable. It is during this time interval that
the noise affects the zero crossing. Any noise appearing after this time, has no effect, as the
circuit has fully changed state. Here tzc can be expressed in terms of the circuit parameters as
follows
tzc =
tr
2
=
VDD/2
SR
(2.10)
where tr is the rise time of Φout(t) and SR = IP,sat/CL is the slew rate during the time interval
[0, VDD/2]. The PSD of tzc can be expressed as in (A. A. Abidi, 2006)
Stzc( f ) =
(tr/2)2
I2P,sat
(
sinc2(π f tr/2)×Si,n( f )
)
(2.11)
where Si,n( f ) in units of A2/Hz is the PSD of noise current across CL in terms of both thermal
and ﬂicker noise that can be calculated:
Si,n( f ) = Sthermal( f )+S f licker( f ) = 4KT γgm+
Kf ,Pg2m
WLCox f
(2.12)
The variance of the timing jitter can be found by integration of Si,n( f ) from dc to inﬁnite
frequency (Abidi, 2006; Homayoun et al., 2013) and can be derived as
σ2tzc =
4KT γgm(tr/2)2
I2P,sat
∫ ∞
0
∣∣∣∣sin(π f tr/2)π f tr/2
∣∣∣∣d f
+
(tr/2)2g2mKf ,P
I2P,satWLCox
∫ ∞
0
(
sin(π f tr/2)
π f tr/2
)2 1
f
d f
(2.13)
The ﬁrst and second terms in (2.13) indicate the jitter amount caused by thermal and ﬂicker
noise during low-to-high transition. Evaluating the integral for the ﬁrst term, (A. A. Abidi,
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2006) gives the thermal noise contribution
σ2tzc,thermal =
2KT γgmtr/2
I2P,sat
(2.14)
The solution to the second term integration due to transistor ﬂicker noise contribution is slightly
more complicated. However, an approximation can be found by moving the lower limit of dc to
a non-zero frequency limit denoted as fl . In practice, one typically selects an offset frequency
of 10 Hz or less from the reference clock frequency, depending on phase noise requirements.
Such an analysis was performed in (Liu et al., 2004) resulting in the following closed-form
solution,
σ2tzc, f licker =
(tr/2)2g2mKf ,P
I2P,satWLCox
(
3
2
−Ci(2π fltr/2)
)
(2.15)
whereCi(x) is cosine integral function. Substituting (2.14) and (2.15) into (2.13) and using the
expression given previously for tzc in (2.10), the standard deviation of total jitter due to thermal
and ﬂicker noise can be written as follows
σtzc =
√√√√[2KT γgmVDDCL
2I3P,sat
+
V 2DDC
2
Lg2mKf ,P
4I4P,satWLCox
(
3
2
−Ci
(
2π fl
VDDCL
2IP,sat
))] (2.16)
Although it is not directly evident, depending on the actual rise-time of the circuit, one of the
two terms dominates the jitter expression. For instance, when the circuit rise time in a 180 nm
CMOS process is greater than 65 ns, the ﬂicker noise component will be two times larger than
the thermal noise component. Conversely, when the rise time is less than 15 ns, the thermal
noise will be two times larger than the ﬂicker noise.
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2.3 Simulation Results
In this section, we shall demonstrate the accuracy of the VM and TM noise and SNR expres-
sions with a Spectre simulation using different CMOS technologies. To begin, our theoretical
analysis will be based on device parameters extracted from a TSMC 180 nm CMOS process.
These predictions will then be compared with the simulated Spectre results corresponding to
VM and TM circuits constructed using TSMC 180 nm, IBM 130 nm, and TSMC 65nm CMOS
technologies under the assumption of maximum output signal swing (zero voltage and time
offsets). A convenient way to scale down the transistor device parameters is to make use of
Dennard’s scaling law (Weste et al., 2011), whereby a scaling factor 1/S is used to reduce
the device dimensions. Table 2.1 consists of two groups of transistor aspect ratios: the initial
transistor aspect ratios and another that was optimized for maximum signal swing operation.
The initial transistor sizes for the 180 nm process were selected through simulation. The sizes
for other technologies were selected by scaling them downwards by using Dennard’s scaling
law. Using the physical parameters shown in Tables 2.1 and 2.2, the device parameters (i.e.,
ID or IP,sat , gm and ro) across to three technologies was calculated using a square-law transis-
tor model and is shown in Table 2.3 under the columns denoted Theoretical. A second set of
columns denoted Simulation is also listed. These are values computed by Spectre using the
optimized transistor sizes in Table 2.1.
To show the effectiveness of the proposed analysis, VM output noise and TM jitter as a func-
tion of the technology node length is shown in Figure 2.3(a) and (b), respectively. Two or three
sets of data are shown in each plot. In the case of Figure 2.3(a) the circuit-level simulated data
in different transistor types (e.g., lvt, svt, hvt) together with the theoretical results produced
by (2.6) are displayed. As is evident, the output noise power increases with decreasing node
length. In the case of the plot shown in Figure 2.3(b) the total jitter versus technology node
length is shown for three separate cases: two theoretical plots and one transistor level simu-
lation. One of the theoretical plots is based on (2.16) where both thermal and ﬂicker noise is
included. The second theoretical plot is based on the theory by (A. Pathan et al., 2016) where
only thermal noise is considered. The TM calculated noise values shown in (2.16) agree with
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the Spectre transient noise simulation results within a 5% error, but differs by as much as 35%
from the analysis presented in (A. Pathan et al., 2016).
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Figure 2.3 Output noise and jitter as a function of technology node length (lvt, std, and
hvt are low, standard, and high threshold voltage, respectively).
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Another result that supports the proposed analysis is by visualizing the TM jitter using (2.16)
against the rise time tr, as shown in Figure 2.4. This can be done by increasingCL from the val-
ues shown in Table 2.3 for three technologies while other parameters are maintained constant.
Figure 2.2.1 shows the comparison between transistor-level simulations (points marks either
squares, triangles or stars) and theoretical predictions based on (2.16) (solid lines) and that
predicted by the (A. Pathan et al., 2016) model (dashed lines). As can be seen from Figure 2.4,
the rms jitter increases with increasing rise time tr. The discrepancy between simulation results
and the analysis in (A. Pathan et al., 2016) highlights the importance of including the effect of
ﬂicker noise as the rise time increases. The analysis is extrapolated to various technology nodes
as shown in Figure 2.5 to provide insight as to whether TM circuits with different values of rise
time, tr, can surpass SNR performances of VM circuits. Here the reference rise-time tr,re f is set
to 250 ps. Our analysis shows that the SNR performances of VM circuits decreases at a faster
rate than TM circuits with technology scaling. This can be accounted for by the reduction in
power supply level. This is conﬁrmed by our simulation results. Below approximately 100-nm,
TM circuits have the potential to provide a better dynamic range than VM circuits.
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Figure 2.5 Peak-SNR performance for VM and TM PMOS-NMOS transistor stack
versus technology node length (tr,re f=250 ps).
2.4 Experimental Validation of Proposed Theory
In order to verify experimentally the jitter expression proposed in this paper, a VCDU has been
designed based on (S. Ziabakhsh et al., 2015) and fabricated in a 130-nm IBM CMOS process.
Figure 2.6 shows the schematic of the VCDU which is buffered by a series of inverters at its
input and output. The design parameters for the VCDU and buffers are summarized in Table
2.4. From a noise perspective, the circuits of Figure 2.2(a) and Figure 2.6 are equivalent. As
the effect of the noise at the output of the TM circuit occurs during the charging phase of the
VCDU, only the top PMOS transistor contributes to the output noise. The NMOS transistors
are essentially turned off during the charging phase. Figure 2.7 shows a die photograph of
the VCDU. The fabricated VCDU occupies an area of 29.2 μm × 18.8 μm of silicon area
(excluding the input and output buffers).
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Figure 2.6 Schematic of the VCDU.
Table 2.4 Component values of the implemented VCDU.
(W/L)M1 (W/L)M2 (W/L)M3
5μm/0.36μm 2μm/0.12μm 1μm/4μm
(W/L)M4 (W/L)M5 (W/L)M6
0.5μm/6μm 5μm/0.36μm 2μm/0.36μm
(W/L)PMOS,inv1 (W/L)NMOS,inv1 (W/L)PMOS,inv2
20μm/0.12μm 10μm/0.12μm 20μm/0.12μm
(W/L)NMOS,inv2 (W/L)PMOS,inv3 (W/L)NMOS,inv3
10μm/0.12μm 2μm/0.12μm 1μm/0.12μm
(W/L)PMOS,inv4 (W/L)NMOS,inv4 (W/L)PMOS,inv5
4μm/0.12μm 2μm/0.12μm 8μm/0.12μm
(W/L)NMOS,inv5 (W/L)PMOS,inv6 (W/L)NMOS,inv6
4μm/0.12μm 16μm/0.12μm 8μm/0.12μm
CL=10 pF CVCDU=50 fF Cpar=10 fF
Figure 2.8(a) shows the jitter histogram of the time difference between φin(t) and φout(t) of
the fabricated VCDU using a real-time digital oscilloscope (Agilent DSA80000B). The mea-
sured mean and rms timing jitter are 4.58 ns and 8.99 ps, respectively, for 50,000 samples for
Vin=0.7 V and 50 MHz clock frequency. Figure 2.8(b) presents the simulated jitter histogram
of the VCDU, showing typical mean and rms jitter of 4.49 ns and 8.75 ps, respectively, at the
same condition of experimental setup. Using (2.16) together with the jitter introduced by the
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digital input and output drivers, the jitter for VCDU can be calculated as
σ2tzc,total = σ
2
tzc,SDU +σ
2
tzc,Comparator+∑σ2inv1−6 (2.17)
One ﬁnds similar results for rms jitter: 8.73 ps, assuming Gaussian distributed noise. The
results show a level of matching between our proposed analysis, simulation and experimental
results. As a last test, we measured the rms jitter versus rise time for the VCDU circuit of Figure
2.6. These results, shown in Figure 2.9, again show the accuracy of the proposed analysis. The
discrepancy being attributed to a statistical deviation.
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2.5 Summary
An analytical expression for the noise operation of both a VM and TM PMOS-NMOS transistor
stack was derived, leading to the expression of the peak-SNR of both architectures. These
results can easily be extended to more complicated TM circuits. This work extended the noise
analysis of (A. Pathan et al., 2016) for TM circuits to include both thermal and ﬂicker noise
components, as well as the fact that the noise level will be inﬂuenced by the rise-time of the
TM signals. The proposed noise theory was found to be consistent across different technology
nodes through extensive transistor-level transient simulations and through noise experiments
involving a custom chip in a 130 nm CMOS process. Our analysis shows that by around 90 nm
feature size, TM circuits should provide better SNR than VM circuits for the same bandwidth.
However, VM circuits having a longer history of design, they typically perform better than their
TM counterparts. More research is therefore required to develop TM circuits that implement
complex signal processing (mixing, conversion, ﬁltering, etc.) with a high dynamic range.
CHAPTER 3
A SECOND-ORDER BANDPASS ΔΣ TIME-TO-DIGITAL CONVERTER WITH
NEGATIVE TIME-MODE FEEDBACK
3.1 Introduction
One of the key building blocks in TMSP is the time-to-digital converters (TDCs), which are
increasingly used in many applications, such as time-of-ﬂight (ToF) (Vornicu et al., 2017),
jitter measurement (K. No et al., 2006), medical imaging (Chen et al., 2017), all-digital PLL
(ADPLL) (Avivi et al., 2017), and time-domain ADCs (Naraghi et al., 2010; Daniels et al.,
2010). It is mainly because of this reason that TDCs seem to offer the means to get around
many of the obstacles facing analog circuits as one moves to advanced CMOS technology
nodes (40 nm or less) (see chapter 3). In addition, TDCs provide the opportunity to employ
highly efﬁcient digital circuits to realize very complex mixed-signal circuits (Kim, et al., 2013).
Consequently, it is expected that TDCs achieve high-performance (i.e., resolution, bandwidth,
dynamic range, etc.) with the continued scaling the technology nodes.
Various implementations of TDCs have been proposed to process TM information in the range
of sub-nanosecond or even sub-picosecond resolution. Some successful examples of TDCs
are reported in literature (Jansson et al., 2009; Chen et al., 2000; Lu et al., 2012; Vercesi et
al., 2010; Yu et al., 2010; Roberts et al., 2010; Yu et al., 2010; Young et al., 2010; Gande
et al., 2012; Straayer et al., 2009; Yu et al., 2015; Elshazly et al., 2014). In all of the TDC
implementations published thus far, the operation of these circuits is restricted to LP baseband
operation.
In this work, we take a step further by proposing for the very ﬁrst time a second-order BPΔΣTDC
using digital-like TM arithmetic circuits suitable for bandpass data conversion. The BPΔΣTDC
is designed to operate over a wide range of sampling frequencies, while taking advantage of
the technology scaling. The closed-loop TDC is designed using a TM LDI-based resonator,
TM subtractor, and an all-digital DTC in a feedback loop. Two different techniques with dig-
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ital implementation are applied to adjust the timing variations from the main system clock,
synchronization and TM phase alignment. In addition, a feed-forward topology is employed to
improve the SNDR.
Most of the material from this chapter is adapted from:
S. Ziabakhsh, G. Gagnon, G. W. Roberts, “A Second-Order Bandpass ΔΣ Time-to-Digital Con-
verter with Negative Time-Mode Feedback,” IEEE Transactions on Circuits and Systems I:
Regular Papers, Submitted April 19, 2018.
3.2 New TM Building Blocks And Extensions To Some Old Ones
3.2.1 Previous Work
The architecture of the proposed BPΔΣTDC is based on a TM memory cell (TLatch) that
is able to store (or write) the input time-difference and latch it for further processing (i.e.,
addition, subtraction, multiplication, or division) (Ali-Bakhshian et al., 2012). To realize this
concept, an inverter-like structure called a switched-delay unit (SDU) is employed to provide
the voltage-controlled delay cell with an on-off switch (SW ) in the discharging path. The circuit
schematic of the SDU is shown in Figure 3.1(a). PMOS transistor M1 serves as a current source
to charge capacitorC and M2−M4 provides a discharging path for the capacitor. An additional
digital inverter is employed to provide a suitable digital signal at the output when the voltage
of the capacitor (VCap) crosses the threshold voltage of the inverter (VTH). The time-difference
between the rising edge ofCLK to the rising edge of Φout is a ﬁxed value and denoted as TSDU .
The timing diagram of the SDU is illustrated in Figure 3.1(b). The capacitor starts to discharge
from VDD to ground when CLK is set high. However, if SW is activated low with some pulse-
width ΔTSW , the discharge process will be stopped and the voltage across capacitorVCap will be
kept constant. In essence, this action has delayed the discharge time by exactly ΔTSW seconds,
resulting in a low-to-high transition appearing at the output TSDU +ΔTSW seconds later.
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Figure 3.1(c) displays the block diagram of the TLatch, which is composed of a pair of SDUs
and some digital gates. During the write mode whenW=0 and Rre f=Rsig=1, the time-difference
between the rising edges of Φin,re f and Φin,sig, denoted as ΔTin, is stored in the form of charge
into the capacitors of the two SDUs and retrieved after the arrival of the two falling edges at
the read ports, Rre f and Rsig. In the read mode, the stored TM information with the same value
of input (ΔTin) can be detected at the output after some internal propagation delay (i.e., TSDU )
(Ali-Bakhshian et al., 2012).
The timing diagram of the input/output ports as well as the internal connections of the TLatch
are illustrated in Figure 3.1(d). The top two plots show the ideal reference (Φin,re f ) and signal
clocks (Φin,sig); the next plot below shows the write signal (W ). This signal is activated on the
rising edge of the Φin,re f and deactivated on the rising edge of Φin,sig. The reset signal as de-
picted in the fourth plot from the top is a global signal and initializes the digital gates of TLatch
in each clock cycle. Read signals (Rre f and Rsig) are set equal to Φin,re f so that the output can
be read shortly after the arrival of the falling edge at Φin,re f . Two internal signals, Trig and
SWR,S, are plotted to illustrate the operation of each digital block. The bottom two plots show
the two output signals with time-difference ΔTout . Relative to the input TM signal, the output
TM signal is set after a half-period delay of the reference clock Φin,re f having a 50% duty
cycle. Mathematically, the output TM signals ΔTout can be written as the addition/subtraction
of a half-period delay of ΔTin and the time-difference between the two input read signals Rre f
and Rsig as follows
ΔTout [n] = ΔTin[n− 12 ]±ΔTR[n] (3.1)
where
ΔTin[n− 12 ] = tR,re f [n−
1
2
]− tR,sig[n− 12 ] (3.2)
and
ΔTR[n] = tF,Rre f [n]− tF,Rsig [n] (3.3)
Here, tR and tF are denoted as the time instance of arrival of the rising and falling edges of
input digital signals, respectively. In addition, to represent the half-period delay, we make use
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of the time index (n-1/2) to represent the second half portion of the nth-cycle of the reference
clock signal Φin,re f . An equivalent z-domain model for the TLatch can then be described with
the block diagram shown in Figure 3.2.
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Figure 3.1 SDU and VCDU.
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In the following subsections, we shall describe several the new TM building blocks used in this
work: (B) the half-period delay unit, (C) cascading of two half-period delay units, (D) adaptive
time offset correction, (E) a TM subtractor and (F) the half-period delay DTC. Ultimately,
these will be combined to form the TM LDI-based resonator circuit - the core component of
the BPΔΣTDC.
3.2.2 Half-Period Delay Unit
The circuit schematic of the half-period delay unit is shown in Figure 3.3(a). At its core is
a TLatch with some random and sequential logic to control its read, write, and reset signals.
These signals are generated by a block identiﬁed in the diagram as the Write Signal Producer.
The operation of the overall circuit can be described with the aid of the timing diagram shown in
Figure 3.3(b). Let us ﬁrst consider two input signals,Φin,re f andΦin,sig. HereΦin,re f is assumed
to be a periodic signal with period Ts having a 50% duty cycle. To explain the operation of the
circuit, we start from the initial condition when theW=“0”, Rre f=Rsig=“1”, and the T-Flip-Flop
(TFF) is reset to its logic low state (i.e., Q=0). In this situation, the TLatch captures the time-
difference between two rising edges at Φin,re f and Φin,sig. Upon the arrival of the rising edge
at Φin,sig, say at time tin,sig[n], the CLK input of the TFF will be set to “1” and this changes the
output of TFF (Q) from “0” to “1”. When Q=1, the write signal of the TLatch (W ) will be set
to “1” and the TLatch will be placed into an idle state.
On the arrival of the falling edge at Φin,re f , both Rre f and Rsig go logically low, the two SDUs
inside the TLatch begin to discharge towards ground, and deliver the rising edges at the output
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Figure 3.3 Half-Period Delay Unit.
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of the TLatch. When the signal Φout,re f is set to a logic high, the digital AND gate connected
to the output ports in the Write Signal Producer will set the signal S to “1” in order to reset
the TFF to “0” and change the state of W to “0.” There is a small intensional delay τBu f f er
created by a buffer between the output of TFF and the B input to the OR gate. This delay is
used to set the pulse-width of the output signal Φout,re f . After the output rising edges are read
out completely (i.e., both TLatch outputs are set high), the TLatch and TFF will be reset by a
NOR gate and ready to store the next TM sample value. Assuming this condition is met, the
half-period delay cell will automatically store positive/negative TM signals, latch, deliver, and
reset itself after each cycle. As a result, the output pair of the rising edges will appear at
tout,re f [n+
1
2
] =
Ts
2
+TSDU (3.4)
and
tout,sig[n+
1
2
] =
Ts
2
+TSDU −ΔTin[n] (3.5)
where TSDU represents the propagation delay of SDUs inside the TLatch, and Ts is the period of
the ideal reference clock. This propagation delay introduces a signal-independent time offset
for both paths. Using (3.4) and (3.5), a difference equation representing the output from the
TLatch (ΔTout [n]) can be written as
ΔTout [n+
1
2
] = tout,re f [n+
1
2
]− tout,sig[n+ 12 ]
= ΔTin[n]
(3.6)
As seen from (3.6), ΔTout [n+ 12 ] is not dependent on the time offset term Ts/2+TSDU .
The output time-difference, ΔTout , for the half-period delay unit is simulated in a 1.2 V IBM
130 nm CMOS process for different input time-differences ranging from 0 to 3.5ns operating
with a reference clock of fs=42.8 MHz. The output response versus input time-differences is
shown in Figure 3.4(a). As is evident, the simulated ΔTout follows quite closely with a straight
line behavior. The relative gain error transfer curve shown in Figure 3.4(b) was found to be less
than 0.5% in magnitude across the input range from 0 to 3.5ns, which is approximately 15%
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of the reference clock period. This range can be increased up to the full clock period Ts at the
expense of a lower operating frequency, as larger SDU capacitors will be required to reduce
charge leakage effects.
Simulation
Ideal output
a) Input-output transfer characteristic.
0 0.5 1 1.5 2 2.5 3.53
b) Gain error for the TLatch circuit shown
in Figure 3.3(a) as found by Spectre
simulation. Note that the time offset is
zero for ΔTout .
Figure 3.4 Simulation results.
3.2.3 Cascading Of Two Half-Period Delay Units
An essential feature of the half-period delay circuit shown in Figure 3.3(a) is its ability to be
cascaded to create a larger delay. For instance, a one-period delay (z−1) can be realized by cas-
cading two half-period delay cells. To complete the circuit, the input and read ports of the sec-
ond TLatch (TLatch2) are connected directly to the output ports of the ﬁrst TLatch (TLatch1).
This is shown in Figure 3.5(a). However, prototypes of the realization have been found to
be sensitive to device mismatches among elements in the Write Signal Producer (i.e., digital
buffer, digital gates) and the SDU elements of the TLatches leading to a nonlinear transfer
characteristic. Figure 3.5(b) shows the timing diagram of a TLatch cascade. To simplify our
presentation, the input and reference signals are superimposed on top of one another, thereby
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a) Block diagram.
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b) Timing diagram (TSDU = Ts/4). Φin1,re f/sig represents the signals Φin1,re f and
Φin1,sig, respectively, and Φout1−2,sig/re f represents the signals Φout1−2,sig and
Φout1−2,re f , respectively.
Figure 3.5 Cascaded two half-period delays without TFFs.
highlighting the time-difference signal. This notation will be used extensively throughout this
chapter.
The input TM signal is delayed by a half-period clock to generate the signals Φout1,re f (solid
line) and Φout1,sig (dashed line). In this situation, the time difference between Φout1,re f and
Φout1,sig is latched by the TLatch2 and is kept until the falling edge of the sum of these two
signals arrive to initiate the read out of this TLatch (using OR gate in Figure 3.5(a)). Unlike
the time-to-time integrator in the TM biquadratic ﬁlter realization (Abdelfattah et al., 2017),
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where the output signals of TLatch1 are propagated through the next TLatch and connected to
the read signals of TLatch2, in our case it is much more convenient to use the falling edges of
Φout1,re f and Φout1,sig to read out the latched data at the output of the TLatch2 at the proper
time. However, the falling edges at the output of the TLatch1, say at time tre f , f all[n+1/2] and
tsig, f all[n+1/2], can occur at any time between the rising edge of Φout1,re f and the next rising
edge of Φin1,re f , where
tre f , f all[n+
1
2
] =
Ts
2
+TSDU1+ τBu f f er1 (3.7)
and
tsig, f all[n+
1
2
] =
Ts
2
+TSDU2+ τBu f f er2 (3.8)
Here TSDU1 and TSDU2 represent the propagation delay of SDU1 and SDU2, respectively, inside
TLatch1, and τBu f f er1 and τBu f f er2 represent the individual delay of each buffer in the two
Write Signal Producer circuits. The rising edges at Φout2,re f and Φout2,sig as a function of the
n-th cycle of the input reference clock, Φin1,re f , occur at
tout2,re f [n+1] =
Ts
2
+2×TSDU1+ τBu f f er1 (3.9)
and
tout2,sig[n+1] =
Ts
2
+2×TSDU2+ τBu f f er2−ΔTin[n] (3.10)
Equations (3.9) and (3.10) illustrate that the output pair of rising edges of TLatch2 are depen-
dent on TSDU1 and TSDU2 and the digital buffer delay of the Write Signal Producer block in
TLatch1, which is often difﬁcult to set precisely. This issue becomes more serious in face of
PVT variations. In addition, the TSDU of each TLatch needs to be designed exactly equal to
Ts/4 in order to realize the desired transfer function z−1. Using (3.9) and (3.10), a recursive
difference equation representing the output of the cascaded half-period delays can be written
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as
ΔTout [n+1] = tout2,re f [n+1]− tout2,sig[n+1]
= ΔTin[n]+2× (TSDU1−TSDU2)
+ τBu f f er1− τBu f f er2
(3.11)
Clearly, the differences in the delays along each signal path introduces a unique time offset.
To minimize this offset, two additional TFFs can be placed in cascade with the output of each
TLatch as shown in Figure 3.6(a). The TFFs are synchronized with the falling edges of signals
ΦTL−out1,re f andΦTL−out1,sig together with the next rising/falling edge ofΦin1,re f . In the circuit
of Figure 3.6(a), the outputs of each TLatch are connected to the clock ports of TFFs. Upon the
arrival of a pair of rising edges at ΦTL−out1,re f and ΦTL−out1,sig, the outputs of the TFFs will
change their states to “1” and will be remained unchanged. On occurrence of the rising/falling
edge of the reference clockΦin1,re f (rising edge for the ﬁrst pair of TFFs and falling edge for the
second pair of TFFs), the outputs of TFFs will be changed to “0” resulting in a synchronization
of the falling edges of TLatches with the reference clock Φin1,re f . Consequently a pulse of
ﬁxed width is produced at the TLatch output independent of any digital component mismatch.
Subsequently, the output signals Φout2,re f and Φout2,sig are no longer dependent on any internal
buffer delay, as a detail analysis reveals (see Figure 3.6(b)) that the rising edge transitions are
located at the following time instances:
tout2,re f [n+1] = Ts+TSDU1 (3.12)
and
tout2,sig[n+1] = Ts+TSDU2−ΔTin[n] (3.13)
Using (4.1) and (3.13), the recursive time-difference equation for the (n+ 1)-th time instance
will be equal to ΔTout [n+1] = ΔTin[n]+TSDU1−TSDU2. As is evident, the addition of the TFFs
eliminate the effect of the buffer mismatches on the Tlatch time offset.
To see the sensitivity of the rising edges of TLatch2 with and without TFFs in the presence
of transistor mismatches among the digital components in the Write Signal Producer and
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b) Timing diagram (TSDU < Ts/4).
Figure 3.6 Cascaded two half-period delays with TFFs.
TLatches, the circuits shown in Figure 3.5(a) and Figure 3.6(a) were simulated at the tran-
sistor level using the Monte-Carlo analysis within Spectre. In this simulation, the widths of
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individual transistors were assigned a random value drawn from a Normal distribution with
a mean value set to its nominal value and a sigma equal to 10% of this value. Two digital
square-wave signals at a frequency of 42.8 MHz with a time offset ΔTin[n] set to 500ps was
applied to the input of the unit delay cell (cascade of two half-delay cells). The time-difference
between the input rising reference signalΦin1,re f and the corresponding output reference signal
Φout2,re f was evaluated relative to the period of the reference clock Ts, i.e.,
tout2,re f [n+1]−tin1,re f [n]
Ts
.
Figure 3.7(a) shows the histogram of the input-output delay for the circuit shown in Figure
3.5(a). Here the input-output time delay exceeded the reference period with a mean value 12%
larger than the ideal expected value. Moreover, the overall input-output delay experienced a
standard deviation σ of 0.49%. In contrast, Figure 3.7(b) shows the histogram of the output
delay when TFFs are used at the output of the TLatches. Here one sees that the input-output
delay increased slightly to 18% but, more importantly, its σ reduced to 0.34%. While the lat-
ter circuit approach introduced a larger output-referred time offset, this offset can be further
reduced with the introduction of an adaptive delay circuit.
a) Without TFFs. b) With TFFs.
Figure 3.7 Monte-Carlo simulations (N = 1000 samples) of the cascaded half-period
delays.
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3.2.4 Adaptive Time Offset Correction
While the cascading of two half-period delay block described in the previous section (Figure
3.6(a)) offers full-period delay, its input-output delay contains a fairly large time offset. Fortu-
nately, this problem can be reduced by designing an adaptive delay block, which is capable of
producing a fractional-period delay to compensate for any time offset. The block diagram of
the cascaded half-period delay with an adaptive delay along with its detailed timing diagram is
shown in Figure 3.8. The adaptive delay block receives the output time-difference of TLatch1
(time-difference between the rising edges of signals Φout1,re f and Φout1,sig) and produces an
output signal ΔΦout that is aligned with the rising edge of the reference signal Φin1,re f . It con-
sists of two main components: a phase-detector and a TM phase alignment circuit. The phase
detector provides a pulse-width signal that corresponds to the time-difference between the ris-
ing edges of Φout1,sig and Φout1,re f . This can be realized by using a digital XOR gate at the
output of TLatch1. However, this time-difference extraction may contain signiﬁcant nonlinear
components related to the falling edges of Φout1,re f and Φout1,sig. To remove these, the output
node of the XOR gate labeledΦX is synchronized by the reference clock with an additional dig-
ital AND gate to eliminate the unwanted pulse-width signal that occurs after the falling edges
of Φout1,re f and Φout1,sig. The output of the phase-detector (signal ΦPD) is directly connected
to a TM phase alignment circuit for precise edge placement.
The TM phase alignment circuit is shown in Figure 3.8(a). It contains a switch controller block,
a multiplexer, an inverter-based delay line, extra pulse remover blocks and a digital ten-input
OR gate. The output of the switch controller block is initially low (S=“0”) and enables the
ΦPD pulse signal to arrive at the output port of the multiplexer (MUX). The MUX output then
propagates through the inverter-based delay line to generate signals Q < 1 > to Q < 10 >.
After the arrival of the falling edge of signal ΦPD, selection signal S is set to a logic “1” and
stay at this level until a TSDU delay after the next rising edge of the reference clockΦin1,re f . The
second input to the MUX labeled IN2 is now connected to the MUX output (OUT). This, in
turn, closes the loop around the delay line allowing the line to reset itself. Using this technique,
there will always be one signal of Q< i> (i=1 to 10) that is aligned with the reference clock.
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Figure 3.8 Cascaded half-period delay with an adaptive delay block.
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The ten outputs from the delay line are compared to the low-portion of the reference clock
(labeled as TH) using a bank of two-input OR gates. Subsequently, only those pulses that
overlap with the low-portion of the reference clockΦin,re f are passed (signals T < i>). In order
to remove additional pulses that appear after the low activation of T < i >, some additional
ﬁltering is performed using the extra pulse removal circuits. The outputs of the circuits are then
added together by a ten-input OR gate to produce ΦSR. Consequently, ΦSR will be set high for
a duration equal to the duration of the low-portion of the reference clock and the duration of
the ΦPD signal. The time difference between the falling edge of ΦSR and the rising edge of
Φin,re f is used to generate an output signal Φout with a pulse-width equal to that established by
ΦPD using a two-input AND gate with no offset with respect to the rising edge Φin,re f .
To illustrate this operation, a timing diagram is presented in Figure 3.8(b). During the n-th
clock cycle, Q < 10 > is aligned with the falling edge of Φin,re f and during the next clock
cycle, Q< 3 > is aligned with the falling edge of Φin,re f . Here, the extra pulse remover block
eliminates the extra shifted of the ΦPD signal and generate signal ΦSR whose pulse-width is
TH +ΔTin. Digitally multiplying the ΦSR with Φin1,re f results in a well-aligned output signal,
Φout .
Figure 3.9 shows the circuit schematic and the timing diagram of the extra pulse remover
circuit. The valid controller logic generates the signals En and reset (R) for the TFF with a
delay of τ = TSDU from the input reference clock Φin1,re f . The signal En is digitally multiplied
by the input signal T < i > to produce the signal A which eliminates the most shifted signal
of ΦPD. Signal R sets the Q of TFF to level “1” and keeps its state until the falling edge of
T < i> has arrived. The Q and A are then multiplied together using a two-input AND gate to
produce the output O< i> signal without any additional pulses.
To verify the operation of the circuit shown in Figure 3.8(a), a Monte-Carlo simulation was
performed to obtain the output delay from the rising edge of the reference clock, say at time
tin1,re f [n], to the rising edge of Φout when subject to the same device mismatches described
earlier. Figure 3.10 shows the relative error histogram for the cascaded half-period delay with
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Figure 3.9 Extra pulse remover.
an adaptive delay circuit. The error histogram appears Gaussian with a mean and a standard
deviation of 0.1% and 0.095%, respectively. As is evident, the offset has been greatly reduced
without increased sensitivity to device mismatches.
Figure 3.11 depicts the simulated output time error (terror) versus input time-difference ΔTin[n]
with different processes (FF, TT, and SS), supply voltage (1.2 V ± 0.12 V), and temperature
(0◦C - 80◦C). For this simulation, terror is calculated by the difference between φout and φPD.
As shown, the terror of the TM phase alignment remains below ±30ps.
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Figure 3.10 Monte-Carlo analysis (N = 1000 samples) for the transistor mismatches
(ΔTin = 500 ps, TSDU = Ts/8, and fs = 42.8 MHz).
Figure 3.11 Simulation results of the adaptive delay with PVT variations.
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3.2.5 TM Subtractor
Figure 3.12(a) illustrates the circuit schematic of the TM subtractor, which is a modiﬁed form
of the TM subtractor ﬁrst described in (Ziabakhsh et al., 2017). Here the subtractor circuit uses
a TLatch in the feedforwad path, and an adaptive delay, a negative time-difference detector
block as well as two MUXs in the read path. The TLatch is considered as the computational
memory that stores the input time-differences, ΔTin1, and performs basic arithmetic operations
(i.e., addition or subtraction) from the second input signal, ΔTin2. In this implementation, the
time-difference of ΔTin2 is ﬁrst extracted and aligned with the reference clock, Φin1,re f . At the
same time, the polarity of ΔTin2 (i.e., positive or negative) is detected at each sampling instant
by the negative time-difference detector and ﬂips the roles of Rre f and Rsig by changing the
selector inputs of each MUX (S pin). To better understand the TM subtractor, the subtraction
of two categories of signals will be illustrated in Figure 3.12(b): one involving a positive TM
signal ΔTin2[n], and another involving a negative TM value. Beginning with the positive TM
signal case, during the n-th clock cycle, both TM input samples, ΔTin1[n] and ΔTin2[n], are
positive and connected to the input and read ports, respectively, of the TLatch. As seen in
Figure 3.12(b), the TLatch captures the ΔTin1[n] at its input ports and waits for the ΔTin2[n] to
be aligned with the falling edge of the reference clock Φin1,re f then generates the signal Φout .
The signalΦout is then added withΦin1,re f to produce signalΦadd , which is connected to either
Rre f or Rsig, depending on the positive/negative sign of ΔTin2. The edge alignment and time
addition are performed by the adaptive delay line and a digital OR gate, respectively. At the
arrival of an input pair of falling edges labeled with Rre f and Rsig, the subtraction of two TM
signals will be read out. As a result, the rising edges at the output of the TLatch occurs at
ΔTout [n+
1
2
] = tout2,re f [n+
1
2
]− tout2,sig[n+ 12 ]
= ΔTin1[n]−ΔTin2[n]
(3.14)
During the (n+1)-th clock cycle, when ΔTin1[n]>0 and ΔTin2[n]<0, the negative time-difference
detector will change Φneg to “1”, thereby forcing the multiplexers to change the connection of
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Figure 3.12 Modiﬁed TM subtractor.
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read signals. In this situation, ΔTin1[n+1] stored in the TLatch will be added to the ΔTin2[n+1].
As shown in Figure 3.12(b), the time difference between the output rising edges for the (n+1)-
th cycle of the reference clock can be written as
ΔTout [n+
3
2
] = tout2,re f [n+
3
2
]− tout2,sig[n+ 32 ]
= ΔTin1[n+1]+ΔTin2[n+1]
(3.15)
The circuit schematic of the negative time-difference detector is shown in Figure 3.13. In this
circuit, the negative time-difference at the input signals Φin2,re f and Φin2,sig is detected by an
AND and a NOT digital gate to produce the CLK1 signal. Upon the arrival of the rising edge
at Φneg, Q1 is set to “0”, which activates the TFF2 to change its state when the rising edge of
CLK2 arrives. To synchronize the TFF2 with the input reference clock of the TM subtractor,
Φin1,re f , a SDU with a propagation delay of TSDU is utilized. The additional XOR gate at the
output sets the Φneg to logic “1” whenever the rising edge occurs on either Q1 or Q2.
Figure ?? shows the Spectre simulation of the output time-difference versus ΔTin2 for the TM
subtractor with and without digital circuits to control the read ports. As is evident, when the
multiplexers and negative time-difference detector shown in Figure 3.12(a) are used in the
read path, the TM subtractor circuit is able to distinguish between the positive or negative TM
signals carried by ΔTin2 and subtract it from ΔTin1. The output response (line with black circles)
is compared with the ideal (solid line only) and the subtractor without digital control (dashed
line only) responses. As can be seen from the simulation, there is a good agreement between
the simulation of circuit shown in Figure 3.12(a) and the ideal subtractor.
3.2.6 Half-Period Delay DTC
A ﬁnal building block necessary to realize a BPΔΣ modulator is the digital-to-time converter
(DTC). A detailed schematic of the DTC used in this work together with its timing diagram are
shown in Figure 3.15. The circuit corresponding to this block will take as input a 1-bit digital
signal on the rising edge of Φin,re f and produce a corresponding output TM signal (Rre f1 and
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Figure 3.13 Negative time-difference detector.
Rsig1) centered around the falling edge of the Φin,re f . More speciﬁcally, for a digital input of
logic “0” the DTC will produce an output TM signal Rsig1 that lags the reference signal Rre f1
by 1 ns. Rre f1 will be activated on the falling edge of Φin,re f . Conversely, for a input of logic
“1” the output Rre f1 will be made to lag behind the Rsig1 by 1 ns, when Rsig1 is activated on
the falling edge of Φin,re f . The magnitude of 1 ns pulse-widths were selected to ensure that
the subtractor at the front-end of the modulator does not saturate. Numerous transistor-level
simulations were performed using Spectre to identify this value. At the core of the DTC is
a new type of delay element block which will be referred to as the double-edge VCDU. This
block is an extension of previous proposed VCDUs (Taillefer et al., 2009). Past VCDUs would
delay the incoming rising edge of a digital signal by an amount determined by an input voltage
level Vin. In this work, a signal conditioning block is used at the input control voltage port to
increase the VCDU linear operating region. Readers can refer to chapter 5 for more details.
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With digital control circuit
Without digital control circuit
a) Output time-difference (ΔTout) versus ΔTin2.
b) linearity error when digital control is used.
Figure 3.14 Simulation results of the TM
subtractor. ΔTin1=100 ps at 42.8MHz.
In the case of a double-edge VCDU, both the rising and falling edges of the incoming digital
signal are delayed in equal portion with respect to the input control voltageVin. In other words,
a double-edge VCDU delays both transitions of the input reference signal Φin,re f by the exact
same amount set by Vin. This provides an opportunity to run TM circuits at twice their normal
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operating speed, or as demonstrated here, to provide a half-period delay DTC. Another key
beneﬁt of using the double-edge VCDU is that the output time-difference of the DTC, denoted
by ΔTDTC, can be easily controlled by Vin over a linear range, and thus no signiﬁcant circuit-
level design effort is required.
Dout
Φin,ref
Rsig1
Rref1
 Half-period
 delay DTC
a) Block diagram.
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ΦM2
Vin
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conditioning
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S
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S
b) Circuit schematic.
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c) Operational timing diagram.
Figure 3.15 Half-period delay DTC.
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The detailed implementation of the double-edge VCDU is shown in Figure 3.16. Two SDUs
are clocked at the rising and falling edges of the reference signal, Φin,re f , and produce two
signals with propagation delay TSDU relative to the rising and falling edges of Φin,re f . These
two signals are then used to toggle the two TFFs such that the XOR of their Q-outputs produce
signal Φr with the same period of Φin,re f . The signal Φs is equal to the input reference clock
Φin,re f with the same propagation delay as those circuits that appear in the signal path deﬁned
from Φin,re f to Φr.
Double-edge 
VCDU
Φin,ref
V′in
Φs
Φr
a) Block diagram.
SDU
VDD
SDU
Φin,ref
Q
TFF1
T
VDD
QT
Φs
ΦrV′in
TFF2
b) Circuit schematic.
Figure 3.16 Double-edge VCDU.
Figure 3.17(a) shows the transient response of the double-edge VCDU with input bias condi-
tions (Vin) ranging across the voltage supply from 0 V to 1.2 V. As is evident, for the each input
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Φs Φr
Vin=1.2 V
Vin=0 V
a) Transient response at different voltage input voltages.
LSB/2 for 8-bit
resolution
|ε|
b) Linearity error. The relative linearity error is deﬁned as the
largest deviation from the ideal behavior over the full scale linear
range of the input voltage. Note that Φs =Φin,re f .
Figure 3.17 Transistor-level simulation results of
the double-edge VCDU.
voltage, Vin, the time-difference between the rising edges of the reference clock, Φin,re f , and
the output of the double-edge VCDU, Φs, is equal to the time-difference between the falling
edges of Φin,re f and Φs. In order to verify the linearity of the propose double-edge VCDU,
we performed a transistor-level Spectre simulation. The results sre shown in Figure 3.17(b),
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where the linearity error is deﬁned as the largest deviation from the linear behavior over the
ideal response in percent. Simulation results indicate that the linear range for both rising and
falling edges is below the 8-bit resolution for a full-scale range from 0 to 0.8 V.
3.3 TM LDI-Based Resonator
To achieve a BPΔΣTDC with a narrow 3-dB bandwidth and deep notch frequency (equivalently,
one with a high Q-factor), the second-order TM LDI-based resonator shown in Figure 3.18 will
be used. Part (a) of this ﬁgure shows the z-domain block diagram of the proposed LDI-based
resonator with input-output transfer function
T (z) =
z
−1
1+ z−2
(3.16)
and (b) illustrates the corresponding block diagram using TLatches. This particular arrange-
ment was selected based on the half-period delay that can be realized by the TLatch. As is
evident from Figure 3.18(a), six TLatches can be used to implement the resonator structure:
two in the feedforward path and four in the feedback path. However, due to manufacturing pro-
cessing errors, temperature and supply voltage variations, one of the half-period delay elements
in the feedback loop will be replaced by the adaptive delay element. One additional advantage
of using the adaptive delay element in the feedback path is that it is capable of handling a
wide range of sampling clock frequencies. This is because the adaptive delay tracks the phase
alignment between its input TM signal and the reference clock so that the total loop delay in
the feedback path is nearly equal to two clock-period delays (i.e., z−2). While process errors
can also affect the delay in the feedforward path of the LDI resonator involving TLatch1 and
TLatch2, this error will be accommodated by the DTC in the feedback loop of the BPΔΣTDC -
more on this later in section 3.4. It is also important to note that TLatch2 performs a subtraction
role in addition to including a half-period unit delay in the feedforward signal path.
The circuit-level implementation of the proposed second-order TM LDI-based resonator is
shown in Figure 3.19. The feed-forward path consists of a half-period delay unit and one input
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Figure 3.18 LDI-based resonator.
port to the TM subtractor to realize the numerator portion of the resonator transfer function
(Eqn. (3.16)). The denominator term (1+ z−2) is achieved by the application of three half-
period delay units and another port of the subtractor circuit of Figure 3.12 - which includes
another TLatch and the adaptive delay element for another half-period delay.
The timing diagram of the proposed TM LDI-based resonator is illustrated in Figure 3.20.
Starting from the ﬁrst two cycles corresponding to the time index [n−1] and [n], the output is
assumed to equal ΔTin[n−1] and ΔTin[n], respectively. During the [n+1]-th cycle, ΔTin[n−1]
appears at the output of (TLatchFB3) in the feedback path. The time-difference between the
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two rising edges of the output of TLatchFB3 (i.e., Φout,re f ,FB3 and Φout,sig,FB3) is then extracted
by a phase-frequency detector (PFD) and aligned with the reference clock Φin,re f . However,
over one period of the reference clock Φin,re f , the feedback signal produces a negative time-
difference, meaning that the rising edge of Φout,re f leads the rising edge of Φout,sig. This
negative TM instance will appear at the output of TLatchFB3 during the [n+4]-th time instance
and sets theΦneg signal to “1” TSDU seconds after the next rising edge of clock reference. This,
in turn, ﬂips the subtractor into its adder mode. As a result, the desired transfer function is
achieved at the output of the TM LDI-based resonator (ΔTout).
The circuit prototype of the TM LDI-based resonator was designed in a 130 nm IBM standard
CMOS process with a 1.2 V supply voltage. The proposed resonator operates over a wide input
range (ΔTin) from 0 to 3.5ns under different sampling frequencies from 4 MHz to 43 MHz. The
lower limit of the sampling frequency is set by the capacitor current leakage in the SDU of the
TLatches during their holding phase. Conversely, the upper limit is due to the charging time
constant established by the SDU capacitors. In this design, a compromise between the current
leakage and bandwidth limitation lead to the SDU capacitors being set to 600 fF.
To verify the performance of the resonator, a step response with a constant input time-difference
of 1 ns was applied to the input of the resonator (i.e., ΔTin=1ns) and the corresponding output
TM signal was captured and analyzed using an FFT. The results are shown in Figure 3.21 for
both the transistor-level circuit implementation and the block-level system description shown
in Figure 3.18(a).
As is clearly evident, the resonance peak of the TM LDI-based resonator and system-level
simulation are very similar; occurring at the desired frequency of fs/4. In addition, one sees
that the 3-dB bandwidth of either response is quite small. Detail analysis reveals a Q-factor is
seen to be greater than 10.
110
Φ
in,ref
Φ
in,sig
Φ
out,ref
Φ
out,sig
Φ
out,ref,FB1
Φ
out,sig,FB1
Φ
out,ref,FB2
Φ
out,sig,FB2
Φ
out,ref,FB3
Φ
out,sig,FB3
Φ
out,ref,FB4
Φ
out,sig,FB4
Δ
T
in
w
rite 
signal 
producer
Φ
in,ref
Φ
in,sig
Φ
out,ref1
Φ
out,sig1
   A
daptive
 delay
N
egative tim
e-
difference detector
IN
1
IN
2
+
_Δ
T
R
2
Φ
neg
S
IN
2
IN
1
S
Phase-detector
TM
 phase 
alignm
ent
Φ
in,ref
Φ
out
TLatch
1
Δ
T
out
TLatch
FB
1
Φ
out,ref,FB1
Φ
out,sig,FB1
W
R
ref,sig
W
FB
1
2
TFFs
TLatch
2
R
sig2
R
ref2
R
ref1
R
sig1
Δ
T
R
1 =0
Φ
out,sig
Φ
out,ref
W
W
W
FB
1
W
FB
2
W
FB
4
W
FB
3
Φ
out,sig1
Φ
out,ref1
2
TFFs
2
TFFs
TLatch
FB
2
Φ
out,ref,FB2
Φ
out,sig,FB2
TLatch
FB
3
Φ
out,ref,FB3
W
FB
2
W
FB
3
W
R
ref,sig
W
R
ref,sig
2
TFFs
2
TFFs
Φ
out,sig,FB3
Φ
in,ref
W
1
W
2
W
1
W
2Φ
add
TM
subtractor
O
U
T
O
U
T
Φ
PD
-1
Z
2
(       )
-1
Z
2
(       )
-1
Z
2
(       )
-1
Z
2
(       )
-1
Z
2
(       )
-1
Z
2
(       )
Figure 3.19 Circuit schematic of TM LDI-based resonator with negative TM signal
detect circuitry.
111
Transfer function:
-1
Transfer function:
-2
z
(                 )
1+z
-1
Φ
out,sig/ref  (Δ
T
R
2 ≠0)
Δ
T
out [n]=
Δ
T
in [n-1]
Δ
T
out [n+1]=
Δ
T
in [n]
Δ
T
out [n+2]=
Δ
T
in [n+1]-
Δ
T
out [n]
R
ref2,sig2
Φ
neg
Δ
T
out [n+3]=
Δ
T
in [n+2]-
Δ
T
out [n+1]
Δ
T
out [n+4]=
Δ
T
in [n+3]-
Δ
T
out [n+2]
Δ
T
out [n+5]=
Δ
T
in [n+4]+
Δ
T
out [n+3]
N
egative
 tim
e-difference
A
ddition
SubtractionT
SD
U
Δ
T
in [n-1]
Φ
in,ref/sigΔ
T
in [n-1]
Φ
out,sig1/ref1
Δ
T
in [n+1]
Δ
T
in [n+2]
Δ
T
in [n+3]
Δ
T
in [n+4]
Δ
T
in [n+5]
Δ
T
in [n]
Δ
T
in [n+1]
Δ
T
in [n+2]
Δ
T
in [n+3]
Δ
T
in [n-1]
Δ
T
in [n]
T
SD
U
(z  )
Φ
out,sig/ref  (Δ
T
R
2 =0)
Φ
out,sig/ref,FB1
Φ
out,sig/ref,FB3
Φ
out,sig/ref,FB2
Φ
out
Φ
PD
[n]
[n+    ]
12
[n+1]
[n+    ]
32
[n-1]
[n-     ]
12
[n+2]
[n+    ]
52
[n+3]
[n+    ]
72
[n+4]
[n+    ]
92
[n+5]
[n+    ]
112
Figure 3.20 Timing diagram of TM LDI-based resonator. Φout,sig/re f ,FB1−3 in the timing
diagram represents the signals Φout,sig,FB1−3 and Φout,re f ,FB1−3, respectively.
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Figure 3.21 Simulation results of the step response of the circuit-level implementation
in Figure 3.19.
3.4 Second-Order BPΔΣTDC Circuit Implementation And Simulation Details
Figure 3.22 shows a closed-loop architecture with feed-forward compensation of the proposed
BPΔΣTDC. This TDC utilizes a TM LDI-based resonator with transfer function z
−1
1+z−2 whose
poles are located at ± fs/4. The TM signals at the output of the resonator is subtracted (sub-
tractor #2) from the input TM samples and passed through a 1-bit quantizer to obtain the digital
output. The quantized signal is then converted back to the TM signals by a one-bit DTC and
fedback to the ﬁrst subtractor (subtractor #1).
The overall design of the prototype second-order BPΔΣTDC circuit is shown in Figure 3.23.
The feed-forward path of the TDC consists of a modiﬁed TM LDI-based resonator where a
second input port of TLatch1 (read ports) is provided to allow for the subtraction of a feedback
TM signal, another TLatch acting as a second subtractor (TLatch3) and a quantizer (DFF)
clocked at fs. The feedback path consists of a half-period delay DTC. In addition, control
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Figure 3.22 Block diagram of the essential components in the proposed BPΔΣTDC.
signals are generated by the Write Signal Producer block shown at the top of the diagram. This
block provides the write signals for all TLatches in the appropriate time sequence.
In this work, several architecture and circuit techniques are employed to achieve the desired
SNDR with minimum silicon area and power. Firstly, TLatch1 used as a half-period delay unit
inside the LDI resonator is modiﬁed to enable the LDI resonator to act on the time-difference
between the input signal ΔTin and the feedback TM signal ΔTf eedback; thus, no extra TLatch is
necessary at the front-end. Secondly, a direct feed-forward compensation path is incorporated
to increase the SNDR of the modulator. By using this direct feed-forward path, the TM res-
onator’s output swing can be reduced, as it only needs to process the quantization noise error
and is free from the input TM signals ( Haurie et al., 1995; Lee et al., 2015). To implement this
technique in the time-domain, TLatch3 is included at the output of the resonator to subtract the
input TM signal, ΔTin, from the output of the resonator, ΔTout,res. This TLatch uses the same
circuit topology as that shown in Figure 3.3(a). Intentionally, ΔTin and ΔTout,res are connected
to the read and input ports of TLatch3, respectively. Thirdly, to maintain negative feedback
around the loop involving the LDI resonator and the 1-bit quantizer (DFF), signals Φout,sig,FF
and Φout,re f ,FF are connected to the CLK and D inputs of the DFF, respectively. Fourthly, a
DTC with a half-period delay is employed in the feedback path. This block converts the output
1-bit digital signal from the quantizer to a corresponding time-difference signal to be fedback
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to input subtractor. The half period-delay is necessary to ensure that a full two-period delay is
achieved around the loop as depicted in Figure 3.22.
Figure 3.24 shows the simulated PSD of the BPΔΣTDC and the ideal BPΔΣ modulator. The
output spectrum in Figure 3.24 shows the desired second-order noise shaping at 10.73 MHz IF.
The input TM signal is a 1 nspp, 10.73 MHZ sinusoidal tone, and the simulated SNDR, SNR,
and SFDR are 45.4 dB, 45.8 dB, and 49.6 dBc, respectively, while operating with 1.2 V voltage
supply.
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SNDR = 45.4 dB
SNR = 45.8 dB
fs = 42.8 MHz
fin = 10.73 MHz
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Ideal case in Simulink 
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Figure 3.24 Simulated PSD of the transistor-level circuit of BPΔΣTDC and Simulink
system-level BPΔΣ modulator.
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3.5 Experimental Setup
The proposed BPΔΣTDC shown in Figure 3.23 was fabricated in 130 nm IBM CMOS technol-
ogy. Figure 3.25 shows the chip micrograph and layout of the proposed TDC, which occupies
the core size of 0.048 mm2 (275.1 μm × 174.4 μm). The prototype chip is assembled in a
44-pin CQFP and mounted on a custom ten-layer PCB as shown in Figure 3.26. Apart from
the TDC chip marked with a white box, the test board included some features such as SMA
connections to the input/output signals, non-inverting clock drivers (IDT ICS621) and a voltage
regulator (Analog Devices ADP1706ARDZ-1.2). Bias voltages were derived from this refer-
ence voltage using resistor divider circuits, together with some 100 nF capacitors to suppressed
any AC power-supply-related ripples. To reduce digital noise coupling into the power supplies
network, the digital voltage supply lines were intentionally placed some distance away from
the analog power lines. In addition, all power nets were decoupled with additional 100 nF
capacitors. The other components seen on the PCB seen in Figure 3.26 are not related to this
TDC test and are used for other purposes.
A block diagram of the measurement setup used to characterize the prototype BPΔΣTDC is de-
picted in Figure 3.27. The input TM signals (Φin,re f andΦin,sig) were synthesized using an arbi-
trary waveform generator model Tektronix AWG5014B. The data loaded into the AWG5014B
was created using Spectre by simulating an ideal VCDU with a conversion gain of 1 ns/V.
The digital input to the VCDU was driven by a 1.2 V amplitude square wave operating at a
frequency of 42.8 MHz. The voltage controlled input port was driven by a 1 V amplitude
10.73 MHz sine wave. The output phase-modulated voltage signal from the VCDU was then
sampled at a rate of 42.8 Ms/s, then loaded into the AWG5014B to drive the PCB test setup.
The digital output bit-stream, Dout , was captured by a logic analyzer (Tektronix TLA7012)
and processed in MATLAB to extract the relevant parameters. In addition, digital oscilloscope
(Agilent DSA80000B) was used to monitor the input signals of the TDC to ensure a stable
constant sources (i.e., digital signals with variable time-differences and duty cycle of 50%).
Through measurement, the DSA80000B was found to have a timing resolution as low as 150
ps with a rms jitter below 1 ps. A MATLAB/simulink simulation was performed at the sys-
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Figure 3.25 Experimental Prototype.
tem level where the instrument was modeled with a timing resolution ranging between 300
ps and 1 ns. The block diagram corresponding to this setup is shown in Figure 3.28(a). The
corresponding PSD of the resulting measurement (simulated) is shown in Figure 3.28(b). As is
evident from the plot, the timing resolution of the Agilent Inﬁniium DSA80000B digital sam-
pling scope with its 150 ps timing resolution is sufﬁcient to perform the required measurement.
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Figure 3.27 Block diagram of the measurement setup.
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An instrument with a timing resolution as high as 400 ps should be capable of making this
measurement. Figure 3.29 shows the jitter measurement of the time difference (ΔTin) between
the input reference and signal clocks, Φin,re f and Φin,sig. The arbitrary waveform generator has
been setup to generate ΔTin=500 ps and then it was connected to the digital oscilloscope. The
measurement results in a jitter with a mean of a 495.35 ps and a standard deviation of 7.52 ps.
The step response measurement of the TM LDI-based resonator for ΔTin=1 ns at fs=42.8MHz
is illustrated in Figure 3.30. The measured results agree with theory.
3.5.1 Measurement Results
Figure 3.31 shows the testing environment consisting of an arbitrary waveform generator, dig-
ital oscilloscope, spectrum analyzer, and power supply.
Figure 3.32 shows a small portion of the input TM signals as seen on the scope, operating at
42.8 MHz frequency, as well as the output bit-stream of TDC. In the plot, the yellow and green
traces are Φin,re f and Φin,sig, respectively, and the output bit-stream signal Dout is displayed
with a violet trace. As is evident, the input and output digital signals are operating at the
expected data rate of 42.8 MHz with good rise and fall times.
Figure 3.33 shows the measured PSD processed obtained using a Hanning window and FFT.
The output spectrum shows a 20 dB/dec bandpass noise shaping characteristic corresponding
to the behavior of a second-order BPΔΣTDC. The TDC achieved an SNR of 39.9 dB and an
SNDR of 39.5 dB over a 0.2MHz signal BW, resulting in an effective number of bits (ENOB)
of 6.3 bits. This ENOB value is in good agreement with 7-bit circuit-level simulation predic-
tion that corresponds to a 42 dB peak-SNDR. Figure 3.34 shows the measured SNDR of the
BPΔΣTDC versus the input signal level. Note that, the maximum input amplitude of the TDC
is limited only by the SDU’s capacitors when the input time-differences are close to full scale.
The SDUs can be easily optimized to avoid any saturation of the TLatches.
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a) Block diagram of the Simulink set up for evaluating the effects of the digital sampling scope timing
resolution on the ΔΣTDC operation.
b) PSD results from simulation as a function of timing resolutions of 300 ps, 400 ps, 500 ps and 1
ns.
Figure 3.28 System-level model of Instrument.
Table 3.1 shows a comparison between the measured performance of the prototype BPΔΣTDC
and system-level design in MATLAB/Simulink. As is evident, the bandwidth of the measured
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Figure 3.29 Measurement the time difference jitter (ΔTin=500 ps).
prototype is the same as that predicted by simulation (in other words, the pole-zero positioning
is correct). The measured signal-to-noise ratio performance metrics differ from the Simulink
simulations results by about 10 dB. This we attribute to the additional noise sources related to
the IC and PCB implementation which are not modeled in Simulink. The performance of the
proposed BPΔΣTDC is summarized and compared with other recent state-of-the-art Nyquist-
rate and ΔΣTDCs, as shown in Table 3.2. The proposed architecture performs band-pass noise
shaping while achieving a reasonable resolution. The area of the BPΔΣTDC is efﬁcient even
for the 130-nm technology.
The TDC consumes a total power of 4.9 mW from the 1.2 V supply voltage at maximum sam-
pling frequency of 42.8 MHz. Figure 3.35 shows the breakdown in power consumption. The
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Measurement result
Analytical transfer function 
Figure 3.30 Measurement results of the step response of the TM LDI-based resonator.
ﬁrst two series TLatches (TLatch1,2) consumes 6% of total power which includes the core of
the TLatch and digital circuits to produce their write signals. TLacth,FB1,2,3 and TLatch3 as
well as their Write Signal Producers consume 11% and 3%, respectively. The negative time-
difference detector consumes 8%, and digital circuits shown in Figure 3.19 (two multiplexers
and a digital OR gate) and phase detector consume power less than 1%. Due to complexity
of TM phase alignment in time shifting of ΦPD signal, this circuit consumes 69% of the total
power. While the power consumption on the VCDU-based DTC and quantizer are only 2%
and <1%, respectively. A power breakdown analysis was performed on the adaptive delay
element as shown in Figure 3.36. However, this analysis revealed that the highest power con-
sumption element is the extra pulse remover circuit at 74%, the next highest element being
the inverter-based delay line, which consumes 13% of the power budget. With further care,
the power consumption can be reduced by improving the power consumption of the individual
digital gates by optimizing the transistor sizes and replacing the static TFFs with dynamic ﬂip-
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Spectrum Analyzer
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Integrated 
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Figure 3.31 Experimental test bench setup.
ﬂops. It should be noted that the power consumption of the BPΔΣTDC can be reduced further
using innovative circuit design solutions now that the circuits proposed in this work have been
validated. This is the subject of future work.
In order to verify the capability of the BPΔΣTDC over a wide range of reference clock fre-
quencies, the above setup was utilized. The measured SNDR value versus the sampling fre-
quency with a 0.2 MHz bandwidth and fin = fs/4 is shown in Figure 3.37. When the sampling
frequency is greater than 36 MHz, the SNDR is still greater than 37 dB, thanks to TM phase
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Φin,ref
Φin,sig
Output bit-stream
Figure 3.32 Experimental time-domain waveforms of the input signals (Φin,re f and
Φin,sig) at sampling frequency 42.8 MHz and output bit-stream (Dout).
alignment and synchronization technique. Further decreasing the sampling frequency degrades
the SNDR due to reduced the OSR.
3.6 Summary
In this chapter, we presented new TM building blocks using digital circuits. The proposed TM
blocks include the half-period delay unit, cascading of two half-period delay units, adaptive
time offset correction, TM subtractor and the half-period delay DTC. In the next step of this
work, we have successfully implemented the very ﬁrst prototype of a BPΔΣTDC with second-
order noise shaping. It achieves a peak SNDR of 45.4 dB over a 0.2 MHz bandwidth centered
around 10.73 MHz. The key building blocks of the proposed TDC include a TM LDI-based
resonator, an all-digital DTC, a TM subtractor circuit capable of subtracting negative time-
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Figure 3.33 Measured output spectrum of the BPΔΣTDC with a 10.73 MHz input signal
and 42.8 MHz sampling frequency. Each of the output spectrum are averaged to reduce
the variance of the PSD.
Figure 3.34 Measured SNDR versus input signal level.
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Figure 3.35 Power breakdown of the prototype TDC.
difference values and an adaptive delay circuit that can compensate for process variations. The
adaptive delay circuit enabled the sampling frequency to be adjusted from 4 MHz to 42.8 MHz
with a notch frequency equal to one-quater of the sampling clock. The performance of the
BPΔΣTDC was best at the highest sampling rate of 42.8 MHz. To conclude, this chapter has
demonstrate a BPΔΣTDC which is compact, efﬁcient, and accurate that can be easily adopted
into a new CMOS technologies under low supply voltage conditions. The prototype BPΔΣTDC
achieves a 39.5 dB peak SNDR over a 0.2 MHz signal bandwidth at 42.8 MS/s while consum-
ing less than 5 mW in a 1.2 V IBM 130 nm CMOS process. The proposed TDC is highly
digital and occupies a core area of only 0.048 mm2.
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Figure 3.36 Power breakdown of the Adaptive Delay element.
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Figure 3.37 MATLAB and Measured SNDR for different sampling frequency
( fin = fs/4) with BW=0.2 MHz.
CHAPTER 4
NEW IMPROVEMENT TECHNIQUES FOR VCDU AND TDA
4.1 Introduction
This chapter presents two novel approaches in time-domain to improve the performance param-
eters of voltage-controlled delay unit (VCDU) and time-difference ampliﬁer (TDA). In the ﬁrst
section, a new design of VCDU with signal conditioning circuit will be presented which im-
proves the linearity range compared to the state-of-the-art design. The behavior of the VCDU
is then validated in an example application of ΔΣ modulation. The VCDU is designed and
simulated in a 1.8 V TSMC 180 nm CMOS process. Circuit-level simulation results of the ΔΣ
modulator show a peak SNDR of 58 dB when clocked at 140 MHz with a 400 kHz bandwidth.
In the second section, a novel programmable TDA with femtosecond resolution is presented.
The TDA is simulated in a 1 V 65 nm TSMC CMOS process to validate the accuracy of the
proposed architecture. The linearity of the proposed TDA is veriﬁed from 150 fs to 200 ps with
a gain error of less than ±4%, while consuming 519 μW with a 450 MHz clock frequency.
Most of the material from this chapter are adapted to the following papers:
S. Ziabakhsh, G. Gagnon, G. W. Roberts, “Wide linear range voltage-controlled delay unit
for time-mode signal processing”, IEEE International Symposium on Circuits and Systems
(ISCAS), Portugal, 2015.
S. Ziabakhsh, G. Gagnon, G. W. Roberts, “An All-Digital High-Resolution Programmable
Time-Difference Ampliﬁer Based on Time Latch”, IEEE International Symposium on Circuits
and Systems (ISCAS), Italy, 2018.
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4.2 Wide Linear Range VCDU
4.2.1 Basic Concepts
One of the basic component of TMSP circuits is a VCDU, which converts input voltage signals
into proportionally-delayed versions of a reference clock signal (Taillefer et al., 2009). Signal
processing can then be performed on these time-mode signals using either a synchronous or
asynchronous approach to implement analog or mixed-signal circuits.
The linearity of VCDUs is important because it deﬁnes the dynamic range of the TMSP cir-
cuits that follow. Previously published VCDU designs exhibit a linear input range of 200 mV
(Macpherson, 2013) to 400 mV (Taillefer et al., 2009). This section proposes a novel VCDU
design which uses a signal conditioning circuit to extend the input voltage linear range. The
proposed circuit works without any operational ampliﬁer or comparator, which would increase
chip area and power consumption.
4.2.2 Proposed VCDU Design
The proposed VCDU, which is based on the design in (Taillefer et al., 2009), is shown in
Figure 4.1. The circuit works by charging and discharging capacitor Cw, which is formed
by the parasitic drain capacitors of M1 and M2 and the gate capacitors of M5 and M6. If the
reference signal φclk is high, M1 is turned off and the capacitor discharges from VDD to zero
through NMOS transistors M2−4. During the discharging phase, when the voltage of capacitor
Cw is less than the threshold of inverter transistors M5−6, the output φout switches to high. The
discharging of the capacitor CW begins on the rising edge of the reference signal φclk through
transistors M2−4. The discharge rate of the capacitor is:
dVCW
dt
=
−ID2
CW
=
−(ID3+ ID4)
CW
(4.1)
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Figure 4.1 Schematic of the proposed VCDU with signal conditioning block.
where VCW is the voltage across CW , and ID3 and ID4 are the drain currents of M3 and M4,
which are in triode in most of the input voltage range. When φclk is high, M2 is ON and
VDS3 =VDS4 VCW . Therefore (D. A. Johns and K. Martin, 2008),
ID3 = μnCox
W3
L3
((
VB−Vth,n
)
VCW − 12V
2
CW
)
(4.2)
ID4 = μnCox
W4
L4
((
VDD−Vth,n
)
VCW − 12V
2
CW
)
(4.3)
where μn is the mobility of the carriers, Cox is the gate oxide capacitance per unit area, W/L
is the aspect ratio of the respective transistors and Vth,n is the threshold voltage of NMOS
transistors. Eqs. 4.2 and 4.3 indicate how the voltage VB changes the time constant of the
discharging path and thus controls the delay of the output signal.
The time-difference interval between rising edges of φclk and φOUT is a representation of the
input signal in the time domain. This time-difference is controlled by capacitor CW , control
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voltage VB, and transistors in the discharging path. This design is linear for an input voltage
between 0.8 V to 1.2 V (Taillefer et al., 2009), the nonlinearity at lower input voltages being
mainly caused by M3 entering the subthreshold region.
In order to increase the linear input range of the VCDU, the signal conditioning circuit of Figure
4.2 is proposed. This circuit improves the linearity range by two mechanisms. A DC offset
is applied to the input voltage while the circuit has an exponential response in the midrange
(from 0.5 V to 1.2 V). This is achieved by combining two voltage sources through transistors
M12 and M13. The DC offset is realized with the voltage divider formed by R1 and R2 and
two NMOS transistors, M7−8. The input voltage is increased through the diode-connected
transistor M8 and the gate-source of M7. This DC offset ensures that M3 is in saturation at low
input voltages. Finally, the combination of transistors M9−11 with the DC offset generates the
desired exponential response in the midrange. Figure 4.3 shows the transient response of the
input-output signals for various input voltages when signal conditioning block is used. As can
be seen from this ﬁgure, with the increasing the input analog signal, Vin, the time-difference
between φout and φclk is decreased linearity from 0 V to 1 V. The transfer characteristics of
the signal conditioning block is shown in Figure 4.4, including the effect of a ±1% and ±5%
mismatch on the value of R1. To our knowledge, this circuit is the ﬁrst structure that applies
transformations to the input signal to improve the linearity of TMSP circuits without using any
operational ampliﬁer.
4.2.3 Simulation Results
The (Taillefer et al., 2009) VCDU and the proposed VCDU were designed and simulated using
Spectre in a TSMC 0.18 nm CMOS process with a 1.8 V supply voltage. Figure 4.5 shows that
the linear range of the VCDU was effectively extended using the proposed signal conditioning
circuit, and that the conversion gain was also improved. For both VCDUs, the output data was
exported to MATLAB, and a linear regression was performed to evaluate the linearity error.
Since a typical application of TMSP circuits is analog-to-digital conversion, we deﬁne the
linear range of the VCDU as the input range for which the linearity error is less than half
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Figure 4.2 Circuit diagram of the proposed signal conditioning block.
the step of the LSB for an 8-bit ADC. For this purpose, the following relative linearity error
calculation is used:
ε =
E
FS
×100 (4.4)
where E is the largest deviation from the ideal (linear) behavior over the full scale linear range
FS of input voltage. As shown in Figure 4.6, the linear range which provides 8-bit resolution
(±2%) for the proposed VCDU is from 0.15 V to 1 V, which is suitable for low-voltage TMSP.
One of the anticipated issue with the proposed signal conditioning circuit is the sensitivity
to the ratio of the values of resistors R1 and R2. To evaluate this sensitivity, simulations were
performed by forcing a 1% error on the value of R1. Figure 4.6 shows that the linearity error
was not affected by this mismatch on R1 and R2, i.e. the linear range for 8-bit resolution is the
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Figure 4.3 Transient response of the proposed VCDU for various input voltages
(circuit-level simulation results).
same with the forced mismatch. Careful layout should ensure that the mismatch between R1
and R2 is kept below 1%.
The performances of the proposed architecture is summarized in Table 5.1 and compared with
some reported VCDUs. In order to compare VCDU performances, we propose the following
ﬁgure of merit (FOM):
FOM =
P
FS2× fs (4.5)
where P is power dissipation and fs is the sampling frequency. The proposed FOM is in line
with the commonly used FOM for ADCs (Le et al., 2005). Using this metric, the proposed
VCDU achieves a FOM of 0.86 pJ/V 2.
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Figure 4.4 DC response of the signal conditioning block.
Table 4.1 Performance summary and comparison.
Taillefer VCDU Macpherson VCDU Proposed
Conversion gain, Gφ -92 ps/V -250 ps/V -311 ps/V
8-bit Linear range, FS 0.82 V - 1.2 V -0.1 V - 0.1 V 0.15 V - 1 V
Max. sampling frequency, fs 1 GHz 7.5 GHz 500 MHz
Power consumption, P 175 μW 4 mW 315 μW
FOM [pJ/V 2] 1.22 13.33 0.86
Simulation results are obtained at the Maximum sampling frequency.
4.2.4 Application To ΔΣModulation
Wide-range linear VCDUs have many applications in TMSP such as ΔΣ modulators, TDCs
and digital phase-locked loops. In this section, the simulation of a time-mode ΔΣ modulator
using the proposed VCDU is performed to evaluate its performance for this application.
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Figure 4.5 Transfer characteristic of Taillefer VCDU and proposed VCDU.
The modulator introduced in (Taillefer et al., 2009) employs a VCDU in a time-mode ADC
implementation with ﬁrst-order noise shaping. The authors in (Taillefer et al., 2009) suspected
that the VCDU linearity might be the limiting factor for the SNDR performances.
The modulator is realized by two voltage-controlled ring oscillators, a DFF, and some digital
inverters, as shown in Figure 4.7. The top ring oscillator converts the input signal to a time-
difference information and adds it to the inverse of the digital output. The frequency of the
bottom voltage-to-time integrator (reference oscillator) is controlled by the reference voltage
Vre f to provide the sampling frequency. The DFF is a one-bit quantizer to convert the time
difference between the input and the reference oscillators to a digital representation.
The differential equation between the output and input of this modulator is given by:
Vout [n] =Vin[n−1]+ 1Gφ (ΔTε [n]−ΔTε [n−1]) (4.6)
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Figure 4.6 Linearity error of Taillefer VCDU and proposed VCDU.
where Gφ is the voltage-to-time conversion gain and ΔTε [n] is the quantization error made by
the DFF.
This ΔΣ modulator was designed and simulated using Cadence Spectre in 0.18 μm CMOS
technology using the proposed VCDU. The modulator operates over a range of input voltage
from 0.15 V to 1 V. The signal ring oscillator is biased at a DC offset of 0.6 V with 400 mV
peak-to-peak amplitude for a 111 kHz sinusoidal input signal. The reference voltage of the
bottom voltage-to-time integrator Vre f is set to 1 V to provide a 140 MHz sampling frequency.
The signal bandwidth is 400 kHz, yielding an oversampling ratio of 175.
Figure 4.8(a) plots the PSD of the modulator’s output using the proposed VCDU, showing the
111 kHz input signal and ﬁrst order noise shaping. The spur at 317 kHz is not an harmonic
of the input signal caused by nonlinearity; it is caused by periodic quantization noise of the
ﬁrst order ΔΣ modulator. This spur, which could be removed by dithering, actually limits the
SNDR of the modulator.
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Figure 4.7 First-order single-bit time-mode ΔΣ modulator.
The SNR and SNDR versus input amplitude of the modulator are plotted in Figure 4.8(b).
These simulation results show that the peak SNR is 60 dB and peak SNDR is 58 dB. In com-
parison, the single-ended modulator in (Taillefer et al., 2009), also using 0.18 nm CMOS
technology, the same bandwidth and sampling frequencies, achieves a peak SNDR of 42 dB,
thereby conﬁrming that by increasing the VCDU linearity, improved performances are obtained
for the time-mode ΔΣ modulator.
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a) PSD of the modulator output.
b) SNR/SNDR versus input power.
Figure 4.8 Simulation results of the ﬁrst-order ΔΣ
modulator using the proposed VCDU.
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4.3 An All-Digital High-Resolution Programmable TDA Based on Time Latch
4.3.1 Basic Concepts
TDAs have been widely employed in the design of TMSP such as time-domain arithmetic (Heo
et al., 2014), ToF (Vornicu et al., 2017), ADPLL (Lyu et al., 2017), ADCs (Oulmane et al.,
2005; Hsu et al., 2008; Naraghi et al., 2010; Kim et al., 2013), on-chip jitter measurement (Cao
et al., 2012), medical imaging (Chen et al., 2017), and TDCs (i.e., two step, pipeline, cyclic)
(Heo et al., 2014). In these applications, it is crucial to have high time resolution with a wide
dynamic range for accurate signal representation. With the development of CMOS processes
and digital technologies, the resolution of time-mode circuits can be improved in the range of
picoseconds (Oulmane et al., 2004). However, this excellent resolution is limited to the CMOS
inverter delay and requires more circuitry to achieve sub-gate resolution with suitable dynamic
range (Chen et al., 2014). Therefore, TDAs often require extra components such as calibration
circuit (Lyu et al., 2017) or analog component (Dehlaghi et al., 2011; Kwon et al., 2014) to
effectively improve the resolution and dynamic range.
Previous TDA designs were built based on the time expansion in SR latches when operating
in metastable region, which unfortunately limits the gain accuracy and predictability due to
nonlinearity (Lyu et al., 2017). Further developments of TDAs based on metastability of cross-
coupled architectures were introduced (Oulmane et al., 2005; Kim, et al., 2013). These de-
signs, however, mainly suffer from a limited dynamic range with a constant gain due to device
mismatch. In (Heo et al., 2014), regeneration time control with programmable transconduc-
tance in a SR latch-based TDA is employed, resulting in programmable gain. However, many
time-mode circuit applications require an increased dynamic range and operational frequency.
Although calibration using a DLL can be used to compensate the mismatch issue, efforts are
required to improve linearity and keep the gain constant. Another method to amplify ΔTin up
to 120 with programmable gain is to use the slew-rate control method (Kwon et al., 2014).
The concept of this method is discharging two capacitors from VDD to ground through current
sources with different slew rates. The gain of TDA is controlled by the ratio of current sources.
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The slew rate based TDA uses analog components in its architecture which are typically very
sensitive to the supply noise and mismatch of current sources, which increases the gain error.
This section presents a new method to improve the resolution of TDAs in the range of fem-
toseconds using standard time latches (also knows as a time register) to achieve linear, reliable,
and programmable gain for a wide input range. Our time latch-based TDA performs ampliﬁ-
cation by activating the read signals of the time latches with a proper timing to generate time
gain. Performing time gain using digital gates takes advantage of process scaling and can thus
operate at higher frequencies with improved time resolution, reduced area and sensitivity to
mismatch.
4.3.2 Proposed TDA
The proposed TDA uses the time addition and subtraction capabilities of the time latch, and a
novel design using digital gates to control the various inputs of the time latch, thus manipulating
the many pulse signals to obtain the desired time ampliﬁer gain.
4.3.2.1 2×TDA Basic Operation
The ﬁrst block to be described is a 2× ﬁxed-gain TDA, shown in Figure 4.9 with is timing
diagram. To simplify the diagram, the propagation delay of gates, TFF, and internal delay
of time latch have been ignored. At the rising edge of Φin,Re f , W becomes low and captures
the input time difference ΔTin. At the rising edge of Φin,Sig, W returns high and places the
time latch in an idle state. By connecting RRe f and RSig to signals Φin,Sig and Φin,Re f , the
read signal time difference is equal to the input time difference: ΔTR = ΔTin. Therefore CSDU1
starts to discharge earlier than CSDU2 by a time difference equal to ΔTin. Combined with the
discharging time difference during at the beginning of the cycle, which was also equal to ΔTin,
a time gain of two is obtained:
G=
ΔTout
ΔTin
= 2 (4.7)
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b) Timing diagram.
Figure 4.9 Architecture of the 2×TDA block.
4.3.2.2 Digitally-Controlled TDA
The proposed TDA operates on the digital control signals of time latches to change the TDA’s
gain, without relying on analog components to extend the time difference. The proposed pro-
grammable gain TDA with an open-loop architecture is shown in Figure 4.10. The key concept
that we exploit is that three cascaded time latches with different connections to the read signals
can adequately control the gain digitally. Using this approach, the digital gain controller sets
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the switches (SW1 to SW7) to determine which time difference ΔT from the input or output of
time latches should go into to the read signals and thus control the gain.
Using the cascaded time latches, the proposed programmable TDA ampliﬁes ΔTin with a gain
G = {2,3,4,5,6,8}1. To explain the operation of the proposed TDA, shown in Figure 4.10,
Time latch1 captures ΔTin and ampliﬁes it by two as explained in the previous section. The
ampliﬁed time signal is then connected to the input of Time latch2.
The signals RRe f2 and RSig2 can produce a gain of 2×, 3×, and 4× depending on conﬁguration
of the switches. These selection signals are generated when Time latch1 delivers its output. As
soon as φout,re f1 and φout,sig1 readout completely, W will be set to “0” and ready to latch the
time information. For the G= 4, SW3 should be on so as to add ΔTout1 with itself. However, for
proper operation, the falling edges of signals RRe f2 and RSig2 must be ready before the falling
edges of ΔTout1. To ensure such timing, digital buffers with ﬁxed delay of τQ = Ts/2 are added
in Time latch2. Time latch3 follows the same approach and provides the the gain of 5×, 6×,
and 8× in combination with Time latch2. The same buffer is also added in the read signals path
of Time latch3 to match the delay between ΔTout2 and signals connected to SW6 and SW7.
1 G=7 can be realized at the cost of requiring extra time latch which consumes more power and area.
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Figure 4.10 Circuit implementation of the programmable TDA.
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4.3.3 Simulation results
To evaluate the performance of the proposed TDA, Spectre simulations in 65 nm TSMC CMOS
process were carried out. The proposed TDA was designed to have a time resolution of 150 fs
with a MIM capacitorCSDU = 50 fF.
Figure 4.11(a) shows the simulated transfer curves of the proposed programmable TDA. The
linear ampliﬁcation range for G= {2,3,4,5} is from 150 fs to 200 ps, but restricted to a max-
imum of 100 ps for G = {6,8} due to output saturation when using higher gain values. The
gain error is determined by ‖Gainactual−Gainideal‖Gainideal × 100% and is shown in Figure 4.11(b) for the
different gain settings. The gain error remains below ±4% for all gains. The average power
consumption for various time inputs is 518.8μW using a 450 MHz clock frequency and 1 V
supply voltage. Note that these simulations were obtained without any calibration or tuning of
any latch. To see the effect of process, voltage, and temperature (PVT) variations on the pro-
posed TDA, Spectre simulations have been performed. Figure 4.12 shows the simulated gain
error versus input time-differences on three process corners (FF, TT, and SS), and variations on
supply voltage (1V±0.05V), and temperature (-10◦C-80◦C). This plot indicates that the gain
error remains below ±4% under these PVT variations. Comparing these results to Figure 4.11,
these variations do not introduce signiﬁcant gain errors. To evaluate the sensitivity of the pro-
posed TDA in the presence of transistor mismatches among the digital components, the circuit
shown in Figure 4.10 was simulated using a Monte-Carlo analysis. Figure 4.13(a) shows the
histogram of the TDA’s gain for the 2× case. It results in a mean of 2.02 and a standard devia-
tion (std) of 0.04. For the 8× ampliﬁer case, as shown in Figure 4.13(b) the mean and the std
are 7.96 and 0.137, respectively.
The performance of the proposed TDAs is summarized in Table 5.2 with previously reported
TDAs. Compared with previous works, the proposed TDAs achieve ﬁne time resolution and
large operating frequency without any calibration.
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Figure 4.11 Simulation results of the proposed
TDA.
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Figure 4.12 Simulation results of the programmable TDA for G=8× with PVT
variations.
4.4 Conclusion
Two techniques for VCDU and TDA were described to improve the performance parameters.
First, signal conditioning circuit was employed in the analog input port of the conventional
design of VCDU to increase the linearity range. The circuit-level simulations conﬁrm that
the proposed architecture is linear from 0.15 V to 1 V with an equivalent 8-bit linearity error
(±0.2%). The obtained voltage-to-time conversion gain is -311 ps/V and its power consump-
tion is 315 μm being supplied by a 1.8 V source. Then, the new VCDU was used in the
voltage-controlled ring oscillators of the ﬁrst-order single-bit TM ΔΣ modulator and demon-
strated promising SNDR in 140 KHz bandwidth.
Second, the design procedure of a novel programmable TDA with 150 fs resolution was ex-
plained. The ﬁrst stage of the programmable TDA is a 2× gain stage built using one time latch
and digital gates to control the read signals of the time latch which effectively re-adds the input
time difference to the output signal. That 2×TDA can be used by itself in applications requir-
ing a gain of two. The programmable TDA uses three time latches with digital switches to
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Figure 4.13 Monte-Carlo histograms of the programmable TDA (N=500). In this
simulation, a constant input, ΔTin = 500 fs is applied to the TDA.
select the time ampliﬁcation. The ampliﬁer is simply controlled by changing digital switches.
Simulation results conﬁrm the operation of the proposed TDA. It produces a gain control from
2 to 8 (excluding G=7) with the gain error less than ±4%. The simulated average of power
consumption is 519 μW under 420 MHz clock frequency from a 1 V supply.

CONCLUSION AND RECOMMENDATIONS
This chapter concludes the research approaches used in this thesis to design highly efﬁcient TM
circuits. In the ﬁrst section, the major achievements and contributions are introduced. In the
second section, some possible future developments related to TM circuits are brieﬂy discussed.
5.1 Thesis Summary
This thesis investigates the concept of TM circuits as an alternative approach to minimize
the issues of performance degradation of analog circuits in advanced CMOS technology. In
this approach, signal information in the analog domain is represented by a time-difference
interval between two digital clocks. Consequently, shifting the signal processing from the
voltage or current domains to the time domain enables the use of digital circuits instead of
analog elements (capacitors, op-amps, etc.), which makes it very attractive for advanced CMOS
process technologies.
One question that naturally arises is: can TM circuits provide higher operating performance
than VM circuits? Today, all empirical data suggests that VM circuits outperform TM circuit
realizations at similar power levels. In this thesis, the peak SNR of a PMOS-NMOS transistor
stack used in both VM and TM circuits was evaluated. The analysis which includes both
thermal and ﬂicker noises was applied to different CMOS technology nodes and compared
to Spectre transient noise analysis tools. In order to verify the validity of the proposed jitter
analysis for TM circuits, a VCDU was designed and implemented. The silicon prototype was
fabricated in the IBM 130-nm CMOS technology and the experimental results were presented.
New TM building blocks and extensions to some old ones were proposed, namely the the half-
period delay unit, cascading of two half-period delay units, adaptive time offset correction, the
TM subtractor, and the half-period delay DTC. At the core of all thesis blocks is a TLatch with
some random and sequential logic to control its read, write, and reset signals. These signals
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are generated by a block identiﬁed in the diagram as the Write Signal Producer to assert the
write signal for each TLatch in the appropriate time sequence. As the timing of the read and
write signals are referenced with respect to this signal, processing errors will decrease. All
of the novel TM blocks were then combined to realize a novel TM LDI-based resonator to
achieve high Q-factor. An important development with this work is the incorporation of a
single negative feedback loop in a TM circuit. However,an important issue that arises with the
use of a negative feedback loop in the resonator is the creation of a signal that falls outside the
synchronization range. To accommodate negative TM signals, the sign of the TM quantity was
recognized by Negative Time-Difference Detector and fed back to the read ports of a TLatch
in the feed-forward path. In this implementation, the operation of the TLatch is changed from
cycle-to-cycle and add or subtract the TM signals. The proposed resonator was designed to
operate over a wide input range (ΔTin) from 0 to 3.5ns under different sampling frequencies
from 4 MHz to 43 MHz. Simulation results conﬁrmed the accuracy of the proposed designs
and techniques.
The above new TM building blocks as well as the resonator were used to implement a highly
digital second-order BPΔΣTDC. The proposed TDC achieves bandpass quantization noise
shaping for a wide operating frequency range. TDC utilizes two on-chip techniques, synchro-
nization and TM phase alignment, to compensate the timing errors from process variation and
device mismatches. The prototype BPΔΣTDC was fabricated in a IBM 130 nm CMOS process.
It operates from 4 MHz to 42.8 MHz sampling frequency and achieves 39.5 dB SNDR, 39.9
dB SNR, and 45.4 dBc SFDR at 0.2 MHz bandwidth in a 42.8 MHz sampling frequency. It
dissipates only 4.9 mW from a 1.2 V supply. The active area is 275.1 μm×174.4 μm.
Finally, wide linear range VCDU and high-resolution programmable TDA were designed and
simulated in TSMC 180 nm CMOS and TSMC 65 nm CMOS, respectively. The conventional
design of VCDU generally suffer from voltage-to-time nonlinearity error and incurs tradeoffs
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between range of operation, conversion gain, speed, and power consumption among others.
Wide linear range VCDU was designed to eliminate voltage-to-time conversion errors by using
a signal conditioning block. Circuit-level simulations show a linearity error of less than± 0.2%
for a 0.15 V to 1 V input range. The new VCDU consumes only 315 μW from a 1.8 V supply
at its maximum sampling frequency of 500 MHz. The high-resolution programmable TDA
described in this work demonstrated the potential for high resolution, high accurate, low power
consumption, and silicon area usage. TDA with programmable gain was simulated in a 65 nm
TSMC CMOS process to validate the proposed architecture. Simulation results show less than
±4% gain error for 150 fs to 200 ps input time-difference range. The simulated average of
power consumption is 519 μW from a 1 V supply at 450 MHz clock frequency.
5.2 Recommendation for Future Works
In this thesis, we propose for the very ﬁrst time a second-order BPΔΣTDC using digital-like
TM arithmetic circuits suitable for BP data conversion. Pursuing this kind of research, recom-
mendations and guidelines for further research works to advance and extend this work are:
(a) The analysis proposed in Chapter 2 only considered the SNR performance for a PMOS-
NMOS transistor stack. In this analysis, the maximum output power was investigated.
The developed modeling technique could be further extended and compares the speed,
power consumption, chip area, and FOM for both VM and TM designs. Moreover, the
performance of different designs of VM and TM circuits (i.e., voltage ampliﬁer versus
time ampliﬁer, DAC versus DTC, ﬂash ADC versus ﬂash TDC, VMΔΣModulator versus
TMΔΣModulator, etc.) can be compared.
(b) In this thesis, synchronization and TM phase alignment techniques were used to elimi-
nate the timing error of the resonator and BPΔΣTDC. However, TLatch as a key building
block is very susceptible to the SDU’s mismatches and PVT variations. An on-chip cal-
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ibration circuit referenced to the main system clock to adjust for timing variations in the
time-mode circuits can be used to enhance the manufacturability of TM circuits.
(c) At the circuit-level implementation, the noise shaping performance of the BPΔΣTDC
could be further improved by decreasing the signal-dependent errors associated with ev-
ery TLatch using DC offset cancellation technique. In addition, the TM phase alignment
circuit was designed without calibration or DC offset cancellation in order to simply its
implementation and tuning. The quality factor of the TM LDI-based resonator could be
improved by reducing all the errors introduced by this block.
(d) The primary motivation for the BPΔΣTDC is that it directly and efﬁciently digitizes IF
frequencies using a single-bit quantizer. Therefore, a natural extension to the research
presented in this thesis is to implement BPΔΣTDC with a multi-bit quantizer to achieve
higher resolutions. There would be a great research opportunities to develop the DTC
circuit presented in Chapter 3 for TDCs with multi-bit quantizers.
(e) The input frequency of the BPΔΣTDC is centered exactly equal to fs/4. In the literature,
this parameter can be changed by a ratio of two capacitors in a SC architecture. The
input frequency of the TDC could be changed using similar circuit techniques in the
architecture of LDI-based resonator.
(f) Due to limitation of the SDU, the operating sampling frequency is limited to 43 MHz
sampling frequency. The maximum clock frequency is mostly limited by charging time
constant of the capacitor inside the SDUs. Hence, multiple capacitors with discrete tun-
ing can be used in the SDUs to switch from low value to high value in different sampling
frequencies. Therefore, it would be possible to digitize higher-frequency BP signals (i.e.,
fs>100 MHz).
(g) It is believed this work (BPΔΣTDC) can be applied to the design of high-order BPΔΣTDC
with a MASH structure.
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(h) The measurement and veriﬁcation of the BPΔΣTDC were achieved at the room temper-
ature. It would be very important and worthwhile to consider this factor in the measure-
ment. Since, some of the circuit parameters (i.e., Vth) can be affected by temperature.
We predict minor issues related to temperature effect because of using adaptive delay
circuits and synchronization.
(i) Throughout this thesis, we used a Verilog-A model for the VCDU in the input of the
BPΔΣTDC. An on-chip VCDU with a rail-to-rail linearity range can be designed for this
application.
(j) The wide linear range VCDU and high-resolution programmable TDA presented in chap-
ter 5 were designed and simulated in Spectre. It would be interesting to have experimen-
tal results in characterizing of their performances.

APPENDIX I
CIRCUIT DESIGN PARAMETERS FOR ALL CIRCUITS
Appendix I offers the circuit design architecture, transistor dimensions (W/L), and component
values required to reproduce the designs presented in chapter 3 and 5 of this dissertation.
1. Transistor Dimensions Of The BPΔΣ TDC
Section 1 describes the circuit diagram and all the transistor parameters needed for the im-
plementation of the BPΔΣTDC in chapter 3. A prototype chip fabricated in the IBM 130 nm
CMOS process. The supply voltage (VDD) is 1.2 V.
SDU
Φin,ref
Φin,sig
Φout,sig
Φout,ref
Rref
Rsig
W
SDU
reset
Figure-A I-1 Top-level schematic of the TLatch used in the implementation of BPΔΣ
TDC.
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SW
3M
2M
1M
DDV
C
4M
CLK Φout
DDV
6M
5M
DDV
Figure-A I-2 The transistor schematic for the SDU block in Figure-A I-1.
Table-A I-1 The transistor dimensions (W/L) of the SDU.
M1 M2 M3 M4
7 μm/0.12 μm 2 μm/0.12 μm 0.54 μm/1.5 μm 1 μm/0.12 μm
M5 M6 C
2 μm/0.12 μm 1 μm/0.12 μm 600 fF
IN OUT
2M
1M
DDV
Inverter
DDV
3M
DDV
4M
6M
5M
IN1
IN1
IN2
IN2
NAND
DDV
7M
9M
IN1
IN1
NOR
10M IN2
8M
IN2
Figure-A I-3 The transistor schematic for the digital Inverter, NAND, and NOR gates.
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Table-A I-2 The transistor dimensions (W/L) of the digital gates.
M1, M3, M4, M7, M8 M2, M5, M6, M9, M10
2 μm/0.12μm 1 μm/0.12 μm
VDD
TQ
ΔTin[n]
Write Signal Producer
TFF
reset
R
ΔTout[n]
Figure-A I-4 The circuit diagram for the block Write Signal Producer.
Table-A I-3 The transistor dimensions in the schematic of Figure A- I-5
M1, M3, M7, M9, M10, M13 2 μm/0.12 μm
M2, M4, M11, M12 1 μm/0.12 μm
M5, M6, M8, M14, M15, M16, M17, M18 3 μm/0.12 μm
M19, M21, M23 0.6 μm/0.12 μm
M20, M22, M24 0.42 μm/0.12 μm
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20M
19M
DDV
18M
16M
14M
17M
15M
12M
10M
DDV
11M
9M
DDV
4M
3M
DDV
2M
1M
DDV
5M 6M
13M
R
7M
8M
CLK
22M
21M
DDV
24M
23M
DDV
T
Q
Q
R
Figure-A I-5 The transistor schematic for the digital TFF used in Figure-A I-4.
IN OUT
2M
1M
DDV
4M
3M
DDV
6M
5M
DDV
8M
7M
DDV
Figure-A I-6 The transistor schematic for the digital buffer used in Figure-A I-4.
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Table-A I-4 The transistor dimensions in the schematic of Figure A- I-6
M1, M3 M2, M4 M5
2 μm/1 μm 2 μm/1.62 μm 2 μm/4 μm
M6 M7 M8
0.5 μm/2 μm 6 μm/0.12 μm 1 μm/0.12 μm
MUX
Extra pulse 
remover
IN1
IN2
S
Extra pulse 
remover
Extra pulse 
remover
Extra pulse 
remover
Extra pulse 
remover
Extra pulse 
remover
Extra pulse 
remover
Q
R
T
VDD
Q
R
T
τd
τd
τd
τd
τd
τd
τd
VDD
OUT
Switch controller
Extra pulse 
remover
τd
Extra pulse 
remover
τd
Extra pulse 
remover
τd
Phase-detector
TM phase alignment
Φout
Adaptive delay
Φin1,ref
IN1
IN2
IN3
IN3
IN4
IN5
IN5
IN5
Figure-A I-7 Top-level schematic of the adaptive delay.
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S OUT
2M
1M
DDV
3M
IN1
4M
5M
IN2
6M
Figure-A I-8 The circuit diagram for the block MUX shown in Figure-A I-7.
Table-A I-5 The dimensions (W/L) of the transistors in the MUX.
M1 M2 M3, M5 M4, M6
0.6 μm/0.12 μm 0.42 μm/0.12 μm 2 μm/0.12 μm 1 μm/0.12 μm
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2M
IN1
1M
IN2
IN2IN1
3MIN1
5M
4M
DDV
IN2
OUT
9M
8M
DDV
7M
6M
DDV
Figure-A I-9 The circuit diagram for the XOR shown in the phase-detector of Figure-A
I-7.
Table-A I-6 The dimensions (W/L) of the transistors in the XOR block.
M1 , M2, M4, M6, M8 M3 , M5, M7, M9
2 μm/0.12 μm 1 μm/0.12 μm
IN OUT
2M
1M
DDV DDV DDV DDV
24 Inverters
2M
1M
2M
1M
2M
1M
Figure-A I-10 The circuit diagram for the inverter chain shown in the TM phase
alignment of Figure-A I-7.
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Table-A I-7 The dimensions of the transistors in the schematic of Figure A- I-10
M1 M2
2.5 μm/0.12 μm 1.25 μm/0.12 μm
DDV
1M
IN1
IN1
2M
IN2
3M
IN3
4M
IN4
5M
IN5
6M
IN6
7M
IN7
8M
IN8
9M
IN9
10M
IN10
IN2
13M
IN3
14M
IN4
15M
IN5
16M
IN6
17M
IN7
18M
IN8
19M
IN9
20M
IN10
OUT
12M
11M
DDV
21M 22M
Figure-A I-11 The circuit diagram for the ten-input OR gate shown in the Figure-A I-7.
Table-A I-8 The dimensions (W/L) of the transistors in the schematic of ten-input OR
gate.
M1−M11 M12−M22
2 μm/0.12 μm 1 μm/0.12 μm
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Q
R
T
En
τ
OUTVDD
En
Valid controller
IN2
Figure-A I-12 The circuit diagram for the block Extra Pulse Remover shown in the
Figure-A I-7.
IN OUT
2M
1M
DDV
4M
3M
DDV
6M
5M
DDV
8M
7M
DDV
Figure-A I-13 The circuit diagram for the buffer in the Extra Pulse Remover (Figure-A
I-12).
Table-A I-9 The dimensions (W/L) of the transistors in the schematic of buffer shown
in Figure A- I-13
M1, M3, M5 M7
1.44 μm/0.48 μm 1.44 μm/0.36 μm
M2, M4, M6 M8
0.72 μm/0.72 μm 0.72 μm/0.36 μm
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17M
16M
DDV
18M
14M 15M
12M10M
DDV
11M
DDV
4M
3M
DDV
2M
1M
DDV
5M 6M
13M
8M
CLK
22M
21M
DDV
24M
23M
DDV
D
Q
Q
20M
19M
DDV
7M
R
9M
R
Figure-A I-14 The transistor schematic for the digital DFF used as an 1-bit quantizer in
the BPΔΣTDC.
Table-A I-10 The transistor dimensions in the schematic of DFF.
M1, M3, M7, M9, M10, M12 2 μm/0.12 μm
M2, M4, M11, M13 1 μm/0.12 μm
M5, M6, M8, M14, M15, M18 3 μm/0.12 μm
M16, M21, M23 0.6 μm/0.12 μm
M17, M22, M24 0.42 μm/0.12 μm
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Listing I.1: Verilog-A model of the VCDU used in Figure 3.31
1 ‘ i n c l u d e " c o n s t a n t s . vams "
2 ‘ i n c l u d e " d i s c i p l i n e s . vams "
3 module VCDU(OUT_REF , OUT_SIG , CLK, Vin ) ;
4 o u t p u t OUT_REF ;
5 e l e c t r i c a l OUT_REF ;
6 o u t p u t OUT_SIG ;
7 e l e c t r i c a l OUT_SIG ;
8 i n p u t CLK;
9 e l e c t r i c a l CLK;
10 i n p u t Vin ;
11 e l e c t r i c a l Vin ;
12 p a r ame t e r r e a l ga i n = 1e−9;
13 p a r ame t e r r e a l p e r i o d =1 / ( 4 2 . 8 e6 ) ;
14 p a r ame t e r r e a l f r e qu en cy =42 .8 e6 ;
15 p a r ame t e r r e a l t o f f =0 from [ 0 : i n f ) ;
16 p a r ame t e r r e a l t d =0 from [ 0 : i n f ) ;
17 r e a l a ;
18 ana l og begin
19 $bound_s t ep ( 1 / f r e qu en cy ) ;
20 @( t ime r ( t o f f , p e r i o d ) or i n i t i a l _ s t e p )
21 a = (V( Vin ) ) ∗ ( g a i n ) ;
22 V(OUT_SIG ) <+ ab s d e l a y (V(CLK) , abs ( a ) , p e r i o d ) ;
23 V(OUT_REF) <+ V(CLK) ;
24 $bound_s t ep ( 1 / f r e qu en cy ) ;
25 end
26 endmodule
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Listing I.2: Verilog-A model of the TVC used in the simulation of BPΔΣTDC
1 ‘ i n c l u d e " c o n s t a n t s . vams "
2 ‘ i n c l u d e " d i s c i p l i n e s . vams "
3 module TVC( OUT_voltage , CLK_REF , CLK_SIG ) ;
4 o u t p u t OUT_voltage ;
5 e l e c t r i c a l OUT_voltage ;
6 i n p u t CLK_REF ;
7 e l e c t r i c a l CLK_REF ;
8 i n p u t CLK_SIG ;
9 e l e c t r i c a l CLK_SIG ;
10 p a r ame t e r r e a l ga i n = 1 / ( 1 e−9);
11 p a r ame t e r r e a l t h r e s h = 0 . 9 ;
12 p a r ame t e r r e a l f r e qu en cy =42 .8 e6 ;
13 p a r ame t e r r e a l t d = 5e−9;
14 p a r ame t e r i n t e g e r d i r = 1 from [−1:1] ex c l ud e 0 ;
15 i n t e g e r armed ;
16 r e a l t im e _ d i f f e r e n c e , t0 , t1 , ou t ;
17 r e a l b , s ;
18 e l e c t r i c a l c ;
19 ana l og begin
20 $bound_s t ep ( 1 / f r e qu en cy ) ;
21 t 0 = l a s t _ c r o s s i n g (V(CLK_REF)− t h r e s h , d i r ) ;
22 @( c r o s s (V(CLK_REF)− t h r e s h , d i r ) )
23 armed = 1 ;
24 b = ab s d e l a y (V(CLK_SIG ) , t d ) ;
25 t 1 = l a s t _ c r o s s i n g ( b−t h r e s h , d i r ) ;
26 @( c r o s s ( b−t h r e s h , d i r ) ) begin
27 i f ( armed ) begin
28 armed = 0 ;
29 t i m e _ d i f f e r e n c e = ( ( t1−t d ) − t 0 ) ;
30 s = abs ( t i m e _ d i f f e r e n c e ) ;
31 i f ( s <= 0 . 3 e−9) begin
32 t i m e _ d i f f e r e n c e = 0 ;
33 end
34 ou t = ( ( t i m e _ d i f f e r e n c e ∗ ga i n ) ) ;
35 end
36 end
37 V( OUT_voltage ) <+ t r a n s i t i o n ( ou t , 10 f , 10 f , 10 f ) ;
38 $bound_s t ep ( 1 / f r e qu en cy ) ;
39 end
40 endmodule
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2. Transistor Dimensions Of The Wide linear Range VCDU
This section presents the circuit diagram and all the transistor parameters of the wide linear
range VCDU shown in chapter 5. The circuit is implemented in the TSMC 180 nm CMOS
process. The supply voltage (VDD) is 1.8 V.
Signal conditioning
7M
8M
R1
R2
10M
9M
DDV
11M
Vin
12M
3M
2M
1M
6M
5M
DDV DDV
DDV
4MVB
13M
ϕoutϕCLK 
Figure-A I-15 The circuit diagram for the wide linear range VCDU with signal
conditioning block.
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Table-A I-11 The component values of the circuit shown in Figure-A I-15.
M1, M5 M2, M6 M3 M4
5 μm/0.36 μm 2 μm/0.36 μm 1 μm/4 μm 0.5 μm/6 μm
M7, M8 M9 M10, M11 M12, M13
2 μm/0.36 μm 20 μm/0.36 μm 2 μm/0.36 μm 10 μm/0.36 μm
R1 R2
5 K 3.5 K
3. Transistor Dimensions Of The Programmable TDA
This section offers the transistor dimensions and component values of the all-digital high-
resolution programmable TDA shown in chapter 5. The proposed TDA is simulated in a 65 nm
TSMC CMOS process. The supply voltage (VDD) is 1.0 V.
SDU
Φin,ref
Φin,sig
Φout,sig
Φout,ref
Rref
Rsig
W
SDU
reset
Figure-A I-16 Top-level schematic of the TLatch used in the design of all-Digital
high-resolution programmable TDA.
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CLK Φout
DDV
6M
5M
DDV
Figure-A I-17 The transistor schematic for the SDU block in Figure-A I-16.
Table-A I-12 The transistor dimensions (W/L) of the SDU.
M1 M2 M3 M4
3.5 μm/60 nm 0.6 μm/60 nm 0.27 μm/0.75 μm 0.5 μm/60 nm
M5 M6 C
0.5 μm/60 nm 0.33 μm/60 nm 50 fF
IN OUT
2M
1M
DDV
Inverter
DDV
3M
DDV
4M
6M
5M
IN1
IN1
IN2
IN2
NAND
DDV
7M
9M
IN1
IN1
NOR
10M IN2
8M
IN2
Figure-A I-18 The transistor schematic for the digital Inverter, NAND, and NOR gates
used in the TLatch of Figure-A I-16.
Table-A I-13 The transistor dimensions (W/L) of the digital gates.
M1, M3, M4, M7, M8 M2, M5, M6, M9, M10
3.5 μm/60 nm 0.6 μm/60 nm
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VDD
TQ
ΔTin[n]
Write Signal Producer
TFF
reset
R
ΔTout[n]
Figure-A I-19 The circuit diagram for the block Write Signal Producer.
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Figure-A I-20 The transistor schematic for the digital TFF used in Figure-A I-19.
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Table-A I-14 The transistor dimensions in the schematic of Figure A- I-20
M1, M3, M7, M9, M10, M13 1 μm/60 nm
M2, M4, M11, M12 0.5 μm/60 nm
M5, M6, M8, M14, M15, M16, M17, M18 1.5 μm/60 nm
M19, M21, M23 0.3 μm/60 nm
M20, M22, M24 0.21 μm/60 nm
OUTIN
IN OUT
2M
1M
DDV
4M
3M
DDV
6M
5M
DDV
8M
7M
DDV
Figure-A I-21 The transistor schematic for the digital buffer used in Figure 4.10.
Table-A I-15 The transistor dimensions in the schematic of Figure A- I-21
M1, M3 M2, M4, M6 M5
1.44 μm/0.48 μm 0.72 μm/0.72 μm 1.44 μm/0.72 μm
M7 M8
1.44 μm/0.36 μm 0.72 μm/0.36 μm
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